參數(shù)資料
型號(hào)： IDT72T51243L5BB
廠商： INTEGRATED DEVICE TECHNOLOGY INC
元件分類： DRAM
英文描述： 2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 bits and 2,359,296 bits
中文描述： 64K X 18 OTHER FIFO, 3.6 ns, PBGA256
封裝： 17 X 17 MM, 1 MM PITCH, PLASTIC, BGA-256
文件頁(yè)數(shù)： 23/55頁(yè)
文件大小： 544K
代理商： IDT72T51243L5BB
23
IDT72T51233/72T51243/72T51253 2.5V, MULTI-QUEUE FLOW-CONTROL DEVICES
(4 QUEUES) 18 BIT WIDE CONFIGURATION 589,824, 1,179,648 and 2,359,296 bits
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
TABLE 4 — FLAG OPERATION BOUNDARIES & TIMING
Programmable Almost Full Flag,
PAF
&
PAF
n Bus Boundary
I/O Set-Up
In18 to out18 or In9 to out9
(Both ports selected for same queue when the 1
st
Word is written in until the boundary is reached)
In18 to out18 or In9 to out9
(Write port only selected for same queue when the D-mWrites
1
st
Word is written in until the boundary is reached) (see note below for timng)
In18 to out9
PAF
&
PAF
n Boundary
PAF
/
PAF
n Goes LOW after
D+1-mWrites
(see note below for timng)
PAF
/
PAF
n Goes LOW after
PAF
/
PAF
n Goes LOW after
D-mWrites (see below for timng)
PAF
/
PAF
n Goes LOW after
([D+1-m x 2) Writes
(see note below for timng)
In9 to out18
NOTE:
D = Queue Depth
m= Almost Full Offset value.
Default values:
if DF is LOW at Master Reset then m= 8
if DF is HIGH at Master Reset then m= 128
PAF
Timing
Assertion:
De-assertion: Read to
PAF
HIGH: t
SKEW2
+ WCLK + t
WAF
If t
SKEW2
is violated there may be 1 added clock: t
SKEW2
+ 2 WCLK + t
WAF
PAF
n Timing
Assertion:
Write Operation to
PAF
n LOW: 2 WCLK*+ t
PAF
De-assertion: Read to
PAF
n HIGH: t
SKEW3
+ WCLK*+ t
PAF
If t
SKEW3
is violated there may be 1 added clock: t
SKEW3
+ 2 WCLK* + t
PAF
*If a queue switch is occurring on the write port at the point of flag assertion or de-assertion
there may be one additional WCLK clock cycle delay.
Write Operation to
PAF
LOW: 2 WCLK + t
WAF
Output Valid,
OV
Flag Boundary
I/O Set-Up
OV
Boundary Condition
OV
Goes LOW after 1
st
Write
(see note below for timng)
In18 to out18 or In9 to out9
(Both ports selected for same queue
when the 1
st
Word is written in)
In18 to out9)
(Both ports selected for same queue
when the 1
st
Word is written in)
In9 to out18
(Both ports selected for same queue
when the 1
st
Word is written in)
OV
Goes LOW after 1
st
Write
(see note below for timng)
OV
Goes LOW after 2
nd
Write
(see note below for timng)
NOTE:
1.
OV
Timing
Assertion:
Write to
OV
LOW: t
SKEW1
+ RCLK + t
ROV
If t
SKEW1
is violated there may be 1 added clock: t
SKEW1
+ 2 RCLK + t
ROV
De-assertion:
Read Operation to
OV
HIGH: t
ROV
NOTE:
D = Queue Depth
FF
Timing
Assertion:
Write Operation to
FF
LOW: t
WFF
De-assertion:
Read to
FF
HIGH: t
SKEW1
+ t
WFF
If t
SKEW1
is violated there may be 1 added clock: t
SKEW1
+WCLK +t
WFF
Full Flag,
FF
Boundary
I/O Set-Up
FF
Boundary Condition
FF
Goes LOW after D+1 Writes
(see note below for timng)
In18 to out18 or In9 to out9
(Both ports selected for same queue
when the 1
st
Word is written in)
In18 to out18 or In9 to out9
(Write port only selected for queue
when the 1
st
Word is written in)
In18 to out9
(Both ports selected for same queue
when the 1
st
Word is written in)
In18 to out9
(Write port only selected for queue
when the 1
st
Word is written in)
In9 to out18
(Both ports selected for same queue
when the 1
st
Word is written in)
In9 to out18
(Write port only selected for queue
when the 1
st
Word is written in)
FF
Goes LOW after D Writes
(see note below for timng)
FF
Goes LOW after D Writes
(see note below for timng)
FF
Goes LOW after D Writes
(see note below for timng)
FF
Goes LOW after ([D+1] x 2) Writes
(see note below for timng)
FF
Goes LOW after (D x 2) Writes
(see note below for timng)
相關(guān)PDF資料
PDF描述
IDT72T51243L5BBI 2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 bits and 2,359,296 bits
IDT72T51243L6BB 2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 bits and 2,359,296 bits
IDT72T51243L6BBI 2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 bits and 2,359,296 bits
IDT72T51253 2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 bits and 2,359,296 bits
IDT72T51253L5BB 2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 bits and 2,359,296 bits
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT72T51248L5BB 功能描述:IC FIFO 4KX8 5NS 324BGA RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72T 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問(wèn)時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433
IDT72T51248L6-7BB 功能描述:IC FIFO 4KX8 6-7NS 324BGA RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72T 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問(wèn)時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433
IDT72T51248L6-7BBI 功能描述:IC FIFO 4KX8 6-7NS 324BGA RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72T 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問(wèn)時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433
IDT72T51258L5BB 功能描述:IC FIFO 327768X20 5NS 324BGA RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72T 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問(wèn)時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433
IDT72T51258L6-7BB 功能描述:IC FIFO 327768X20 6-7NS 324BGA RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72T 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問(wèn)時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*