- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2076 > IDT72T72115L5BBI (IDT, Integrated Device Technology Inc)IC FIFO 131072X72 5NS 324-BGA PDF資料下載
參數(shù)資料
| 型號： | IDT72T72115L5BBI |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 16/53頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FIFO 131072X72 5NS 324-BGA |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | 72T |
| 訪問時間： | 5ns |
| 電源電壓： | 2.375 V ~ 2.625 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 324-BGA |
| 供應(yīng)商設(shè)備封裝： | 324-PBGA（19x19） |
| 包裝： | 托盤 |
| 其它名稱： | 72T72115L5BBI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁
23
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72T7285/72T7295/72T72105/72T72115 2.5V TeraSync
72-BIT FIFO
16,384 x 72, 32,768 x 72, 65,536 x 72, 131,072 x 72
intoahighimpedancestate.DuringMasteroraPartialResetthe
OEistheonly
inputthatcanplacetheoutputbusQn,intoHigh-Impedance.DuringResetthe
RCS input can be HIGH or LOW, it has no effect on the Qn outputs.
READ CHIP SELECT (
RCS )
The Read Chip Select input provides synchronous control of the Read
output port. When
RCS goes LOW, the next rising edge of RCLK causes the
QnoutputstogototheLow-Impedancestate. When
RCSgoesHIGH,thenext
RCLK rising edge causes the Qn outputs to return to HIGH Z. During a Master
orPartialResetthe
RCSinputhasnoeffectontheQnoutputbus,OEistheonly
inputthatprovidesHigh-ImpedancecontroloftheQnoutputs.If
OEisLOWthe
Qn data outputs will be Low-Impedance regardless of
RCSuntilthefirstrising
edge of RCLK after a Reset is complete. Then if
RCSisHIGHthedataoutputs
will go to High-Impedance.
The
RCSinputdoesnoteffecttheoperationoftheflags. Forexample,when
the first word is written to an empty FIFO, the
EFwillstillgofromLOWtoHIGH
based on a rising edge of RCLK
, regardless of the state of the RCS input.
Also, when operating the FIFO in FWFT mode the first word written to an
empty FIFO will still be clocked through to the output register based on RCLK,
regardless of the state of
RCS. For this reason the user must take care when
adatawordiswrittentoanemptyFIFOinFWFTmode.If
RCSisdisabledwhen
anemptyFIFOiswritteninto,thefirstwordwillfallthroughtotheoutputregister,
but will not be available on the Qn outputs which are in HIGH-Z. The user must
take
RCSactiveLOWtoaccessthisfirstword,placetheoutputbusinLOW-Z.
RENmustremaindisabledHIGHforatleastonecycleafterRCShasgoneLOW.
A rising edge of RCLK with
RCS and REN active LOW, will read out the next
word. Care must be taken so as not to lose the first word written to an empty
FIFO when
RCSisHIGH.RefertoFigure17,RCS andREN ReadOperation
(FWFT Mode). The
RCS pin must also be active (LOW) in order to perform
aRetransmit. SeeFigure13forReadCycleandReadChipSelectTiming(IDT
Standard Mode). See Figure 16 for Read Cycle and Read Chip Select Timing
(First Word Fall Through Mode).
If Asynchronous operation of the Read port has been selected, then
RCS
must be held active, (tied LOW).
OE provides three-state control of Qn.
WRITE PORT HSTL SELECT (WHSTL)
Thecontrolinputs,datainputsandflagoutputsassociatedwiththewriteport
can be setup to be either HSTL or LVTTL. If WHSTL is HIGH during the Master
Reset,thenHSTLoperationofthewriteportwillbeselected.IfWHSTLisLOW
at Master Reset, then LVTTL will be selected.
The inputs and outputs associated with the write port are listed in Table 5.
READ PORT HSTL SELECT (RHSTL)
Thecontrolinputs,datainputsandflagoutputsassociatedwiththereadport
can be setup to be either HSTL or LVTTL. If RHSTL is HIGH during the Master
Reset, then HSTL operation of the read port will be selected. If RHSTL is LOW
at Master Reset, then LVTTL will be selected for the read port, then echo clock
and echo read enable will not be provided.
The inputs and outputs associated with the read port are listed in Table 5.
SYSTEM HSTL SELECT (SHSTL)
Allinputsnotassociatedwiththewriteandreadportcanbesetuptobeeither
HSTL or LVTTL. If SHSTL is HIGH during Master Reset, then HSTL operation
of all the inputs not associated with the write and read port will be selected. If
SHSTL is LOW at Master Reset, then LVTTL will be selected. The inputs
associated with SHSTL are listed in Table 5.
LOAD (
LD)
This is a dual purpose pin. During Master Reset, the state of the
LDinput,
alongwithFSEL0andFSEL1,determinesoneofeightdefaultoffsetvaluesfor
the
PAEandPAFflags,alongwiththemethodbywhichtheseoffsetregisters
can be programmed, parallel or serial (see Table 2). After Master Reset,
LD
enables write operations to and read operations from the offset registers. Only
theoffsetloadingmethodcurrentlyselectedcanbeusedtowritetotheregisters.
Offset registers can be read only in parallel.
AfterMasterReset,the
LDpinisusedtoactivatetheprogrammingprocess
oftheflagoffsetvalues
PAEandPAF.PullingLDLOWwillbeginaserialloading
or parallel load or read of these offset values. THIS PIN MUST BE HIGH
AFTER MASTER RESET TO WRITE OR READ DATA TO/FROM THE FIFO
MEMORY.
BUS-MATCHING (BM, IW, OW)
ThepinsBM,IWandOWareusedtodefinetheinputandoutputbuswidths.
DuringMasterReset,thestateofthesepinsisusedtoconfigurethedevicebus
sizes. See Table 1 for control settings. All flags will operate on the word/byte
size boundary as defined by the selection of bus width. See Figure 5 for Bus-
Matching Byte Arrangement.
BIG-ENDIAN/LITTLE-ENDIAN (
BE )
During Master Reset, a LOW on
BE will select Big-Endian operation. A
HIGH on
BEduringMasterResetwillselectLittle-Endianformat.Thisfunction
is useful when the following input to output bus widths are implemented: x72 to
x36, x72 to x18, x36 to x72 and x18 to x72. If Big-Endian mode is selected,
then the most significant byte (word) of the long word written into the FIFO will
bereadoutoftheFIFOfirst,followedbytheleastsignificantbyte.IfLittle-Endian
formatisselected,thentheleastsignificantbyteofthelongwordwrittenintothe
FIFO will be read out first, followed by the most significant byte. The mode
desired is configured during master reset by the state of the Big-Endian (
BE)
pin. See Figure 5 for Bus-Matching Byte Arrangement.
PROGRAMMABLE FLAG MODE (PFM)
During Master Reset, a LOW on PFM will select Asynchronous Program-
mable flag timing mode. A HIGH on PFM will select Synchronous Program-
mable flag timing mode. If asynchronous
PAF/PAE configurationisselected
(PFM, LOW during
MRS), the PAE is asserted LOW on the LOW-to-HIGH
transition of RCLK.
PAE is reset to HIGH on the LOW-to-HIGH transition of
WCLK. Similarly, the
PAFisassertedLOWontheLOW-to-HIGHtransitionof
WCLK and
PAF is reset to HIGH on the LOW-to-HIGH transition of RCLK.
If synchronous
PAE/PAF configuration is selected (PFM, HIGH during
MRS) , the
PAE isassertedandupdatedontherisingedgeofRCLKonlyand
notWCLK.Similarly,
PAFisassertedandupdatedontherisingedgeofWCLK
only and not RCLK. The mode desired is configured during master reset by
the state of the Programmable Flag Mode (PFM) pin.
INTERSPERSED PARITY (IP)
During Master Reset, a LOW on IP will select Non-Interspersed Parity
mode. A HIGH will select Interspersed Parity mode. The IP bit function allows
the user to select the parity bit in the word loaded into the parallel port (D0-Dn)
whenprogrammingtheflagoffsets.IfInterspersedParitymodeisselected,then
the FIFO will assume that the parity bits are located in bit position D8, D17, D26,
D35, D44, D53, D62and D71 during the parallel programming of the flag offsets.
If Non-Interspersed Parity mode is selected, then D8, D17 and D28 are is
assumed to be valid bits and D64, D65, D66, D67, D68, D69, D70 and D71 are
ignored. IPmodeisselectedduring MasterResetbythestateoftheIPinputpin.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT72V06L15J | IC ASYNCH 8192X18 15NS 32PLCC |
| IDT72V2105L15PFI | IC FIFO SUPERSYNCII 15NS 64-TQFP |
| IDT72V2111L15PFI | IC FIFO SS 512X9 15NS 64QFP |
| IDT72V2113L6BC | IC FIFO SUPERSYNCII 6NS 100-BGA |
| IDT72V245L15TFI | IC FIFO SYNC 4096X18 15NS 64QFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT72T72115L6-7BB | 功能描述:IC FIFO 131072X72 6-7NS 324-BGA RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72T 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433 |
| IDT72T7285L10BB | 功能描述:IC FIFO 16384X72 10NS 324-BGA RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72T 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433 |
| IDT72T7285L4-4BB | 功能描述:IC FIFO 16384X72 4-4NS 324-BGA RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72T 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433 |
| IDT72T7285L4-4BBG | 功能描述:IC FIFO 16384X72 4.4NS 324BGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72T 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433 |
| IDT72T7285L5BB | 功能描述:IC FIFO 16384X72 5NS 324-BGA RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72T 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。