IDT72V205/72V215/72V225/72V235/72V245 3.3V CMOS SyncFIFOTM 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18" />
參數(shù)資料
型號(hào)： IDT72V205L20TF
廠商： IDT, Integrated Device Technology Inc
文件頁(yè)數(shù)： 25/25頁(yè)
文件大?。?/td> 0K
描述： IC FIFO SYNC 16KX9 20NS 64QFP
標(biāo)準(zhǔn)包裝： 80
系列： 72V
功能： 異步
存儲(chǔ)容量： 144K（16K x 9）
訪問(wèn)時(shí)間： 20ns
電源電壓： 3 V ~ 3.6 V
工作溫度： 0°C ~ 70°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 64-LQFP
供應(yīng)商設(shè)備封裝： 64-TQFP（10x10）
包裝： 托盤(pán)
其它名稱(chēng)： 72V205L20TF
9
IDT72V205/72V215/72V225/72V235/72V245 3.3V CMOS SyncFIFOTM
256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 x 18
COMMERCIALANDINDUSTRIAL
TEMPERATURERANGES
MARCH 2013
Figure 2. Writing to Offset Registers
LD
WEN
WCLK
Selection
0
Writingtooffsetregisters:
EmptyOffset
FullOffset
0
1
NoOperation
1
0
Write Into FIFO
1
NoOperation
Figure 3. Offset Register Location and Default Values
SIGNAL DESCRIPTIONS:
INPUTS:
DATA IN (D0 - D17)
Data inputs for 18-bit wide data.
CONTROLS:
RESET (RS)
Reset is accomplished whenever the Reset (RS) input is taken to a LOW
state. During reset, both internal read and write pointers are set to the first
location. A reset is required after power-up before a write operation can take
place.TheHalf-FullFlag(HF)andProgrammableAlmost-FullFlag(PAF)will
beresettoHIGHaftertRSF.TheProgrammableAlmost-EmptyFlag(PAE)will
be reset to LOW after tRSF. The Full Flag (FF) will reset to HIGH. The Empty
Flag(EF)willresettoLOWinIDTStandardmodebutwillresettoHIGHinFWFT
mode. Duringreset,theoutputregisterisinitializedtoallzerosandtheoffset
registersareinitializedtotheirdefaultvalues.
WRITE CLOCK (WCLK)
AwritecycleisinitiatedontheLOW-to-HIGHtransitionoftheWriteClock
(WCLK).DatasetupandholdtimesmustbemetwithrespecttotheLOW-to-HIGH
transitionofWCLK.
The Write and Read Clocks can be asynchronous or coincident.
WRITE ENABLE (WEN)
WhentheWENinput isLOW,datamaybeloadedintotheFIFORAMarray
on the rising edge of every WCLK cycle if the device is not full. Data is stored
in the RAM array sequentially and independently of any ongoing read
operation.
WhenWENisHIGH,nonewdataiswrittenintheRAMarrayoneachWCLK
cycle.
To prevent data overflow in the IDT Standard Mode, FF will go LOW,
inhibiting further write operations. Upon the completion of a valid read cycle,
FF will go HIGH allowing a write to occur. TheFF flag is updated on the rising
edgeofWCLK.
To prevent data overflow in the FWFT mode, IR will go HIGH, inhibiting
further write operations. Upon the completion of a valid read cycle, IR will go
LOWallowingawritetooccur. TheIRflagisupdatedontherisingedgeofWCLK.
WENisignoredwhentheFIFOisfullineitherFWFTorIDTStandardmode.
READ CLOCK (RCLK)
DatacanbereadontheoutputsontheLOW-to-HIGHtransitionoftheRead
Clock (RCLK), when Output Enable (OE) is set LOW.
The Write and Read Clocks can be asynchronous or coincident.
READ ENABLE (REN)
WhenReadEnableisLOW,dataisloadedfromtheRAMarrayintotheoutput
register on the rising edge of every RCLK cycle if the device is not empty.
WhentheRENinputisHIGH,theoutputregisterholdsthepreviousdataand
nonewdataisloadedintotheoutputregister. ThedataoutputsQ0-Qnmaintain
the previous data value.
In the IDT Standard mode, every word accessed at Qn, including the first
wordwrittentoanemptyFIFO,mustberequestedusingREN. Whenthelast
wordhasbeenreadfromtheFIFO,theEmptyFlag(EF)willgoLOW,inhibiting
furtherreadoperations. RENisignoredwhentheFIFOisempty. Onceawrite
isperformed,EFwillgoHIGHallowingareadtooccur. TheEFflagisupdated
on the rising edge of RCLK.
IntheFWFTmode,thefirstwordwrittentoanemptyFIFOautomaticallygoes
to the outputs Qn, on the third valid LOW to HIGH transition of RCLK + tSKEW
afterthefirstwrite. RENdoesnotneedtobeassertedLOW. Inordertoaccess
allotherwords,areadmustbeexecutedusingREN. TheRCLKLOWtoHIGH
transitionafterthelastwordhasbeenreadfromtheFIFO,OutputReady(OR)
willgoHIGHwithatrue read(RCLKwith REN=LOW),inhibitingfurtherread
operations. REN is ignored when the FIFO is empty.
OUTPUT ENABLE (OE)
When Output Enable (OE) is enabled (LOW), the parallel output buffers
receivedatafromtheoutputregister.WhenOEisdisabled(HIGH),theQoutput
databusisinahigh-impedancestate.
LOAD (LD)
The IDT72V205/72V215/72V225/72V235/72V245 devices contain two
12-bitoffsetregisterswithdataontheinputs,orreadontheoutputs. Whenthe
Load (LD) pin is set LOW and WEN is set LOW, data on the inputs D0-D11 is
writtenintotheEmptyOffsetregisteronthefirstLOW-to-HIGHtransitionofthe
Write Clock (WCLK). When the LD pin and WEN are held LOW then data is
written into the Full Offset register on the second LOW-to-HIGH transition of
WCLK.ThethirdtransitionofWCLKagainwritestotheEmptyOffsetregister.
However,writingalloffsetregistersdoesnothavetooccuratonetime.One
ortwooffsetregisterscanbewrittenandthenbybringingtheLDpinHIGH,the
FIFOisreturnedtonormalread/writeoperation.WhentheLDpinissetLOW,
and WEN is LOW, the next offset register in sequence is written.
EMPTY OFFSET REGISTER
17
11
0
001FH (72V205) 003FH (72V215):
007FH (72V225/72V235/72V245)
FULL OFFSET REGISTER
17
11
0
DEFAULT VALUE
001FH (72V205) 003FH (72V215):
007FH (72V225/72V235/72V245)
4294 drw 04
NOTE:
1. Any bits of the offset register not being programmed should be set to zero.
NOTE:
1. The same selection sequence applies to reading from the registers. REN is enabled and
read is performed on the LOW-to-HIGH transition of RCLK.
相關(guān)PDF資料
PDF描述
VI-23F-IW-F2 CONVERTER MOD DC/DC 72V 100W
IDT72V205L20PF IC FIFO SYNC 16KX9 20NS 64QFP
VI-23D-IX-B1 CONVERTER MOD DC/DC 85V 75W
AD7665ASTZ IC ADC 16BIT CMOS 5V 48-LQFP
IDT72205LB25TF IC FIFO 256X18 SYNC 25NS 64STQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT72V205L20TF8 功能描述:IC FIFO SYNC 16KX9 20NS 64QFP RoHS:否 類(lèi)別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:80 系列:7200 功能:同步 存儲(chǔ)容量:18.4K（1K x 18） 數(shù)據(jù)速率:- 訪問(wèn)時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（10x10） 包裝:托盤(pán) 其它名稱(chēng):72225LB10TF
IDT72V2101L10PF 功能描述:IC FIFO SS 131X18 10NS 64QFP RoHS:否 類(lèi)別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問(wèn)時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱(chēng):74F433
IDT72V2101L10PF8 功能描述:IC FIFO SS 131X18 10NS 64QFP RoHS:否 類(lèi)別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問(wèn)時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱(chēng):74F433
IDT72V2101L10PFG 功能描述:IC FIFO 262144X9 10NS 64TQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問(wèn)時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱(chēng):74F433
IDT72V2101L10PFG8 制造商:Integrated Device Technology Inc 功能描述:IC FIFO 262144X9 10NS 64TQFP
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*