- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10039 > IDT72V223L7-5PF (IDT, Integrated Device Technology Inc)IC FIFO 512X18 7-5NS 80QFP PDF資料下載
參數(shù)資料
| 型號： | IDT72V223L7-5PF |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 35/45頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FIFO 512X18 7-5NS 80QFP |
| 標(biāo)準(zhǔn)包裝： | 5 |
| 系列： | 72V |
| 功能： | 異步，同步 |
| 存儲容量： | 9.2K（512 x 18） |
| 數(shù)據(jù)速率： | 133MHz |
| 訪問時(shí)間： | 5ns |
| 電源電壓： | 3.15 V ~ 3.45 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 80-LQFP |
| 供應(yīng)商設(shè)備封裝： | 80-TQFP（14x14） |
| 包裝： | 托盤 |
| 其它名稱： | 72V223L7-5PF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當(dāng)前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁
40
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V223/233/243/253/263/273/283/293 3.3V HIGH DENSITY SUPERSYNC IITM NARROW BUS FIFO
FEBRUARY 11, 2009
DEPTH EXPANSION CONFIGURATION (FWFT MODE ONLY)
The IDT72V223 can easily be adapted to applications requiring depths
greaterthan512whenthex18Inputorx18OutputbusWidthisselected,1,024
for the IDT72V233, 2,048 for the IDT72V243, 4,096 for the IDT72V253, 8,192
for the IDT72V263, 16,384 for the IDT72V273, 32,768 for the IDT72V283 and
65,536 for the IDT72V293. When both x9 Input and x9 Output bus Widths are
selected, depths greater than 1,024 can be adapted for the IDT72V223, 2,048
fortheIDT72V233,4,096fortheIDT72V243,8,192fortheIDT72V253,16,384
for the IDT72V263, 32,768 for the IDT72V273, 65,536 for the IDT72V283 and
131,072 for the IDT72V293. In FWFT mode, the FIFOs can be connected in
series (the data outputs of one FIFO connected to the data inputs of the next)
with no external logic necessary. The resulting configuration provides a total
depth equivalent to the sum of the depths associated with each single FIFO.
Figure 30 shows a depth expansion using two IDT72V223/72V233/72V243/
72V253/72V263/72V273/72V283/72V293 devices.
CareshouldbetakentoselectFWFTmodeduringMasterResetforallFIFOs
in the depth expansion configuration. The first word written to an empty
configuration will pass from one FIFO to the next ("ripple down") until it finally
appears at the outputs of the last FIFO in the chain–no read operation is
necessarybuttheRCLKofeachFIFOmustbefree-running.Eachtimethedata
word appears at the outputs of one FIFO, that device's
OR line goes LOW,
enabling a write to the next FIFO in line.
For an empty expansion configuration, the amount of time it takes for
ORof
the last FIFO in the chain to go LOW (i.e. valid data to appear on the last FIFO's
outputs) after a word has been written to the first FIFO is the sum of the delays
for each individual FIFO:
(N – 1)*(4*transfer clock) + 3*TRCLK
whereNisthenumberofFIFOsintheexpansionandTRCLKistheRCLKperiod.
Note that extra cycles should be added for the possibility that the tSKEW1
specificationisnotmetbetweenWCLKandtransferclock,orRCLKandtransfer
clock, for the
OR flag.
The"rippledown"delayisonlynoticeableforthefirstwordwrittentoanempty
depth expansion configuration. There will be no delay evident for subsequent
words written to the configuration.
The first free location created by reading from a full depth expansion
configuration will "bubble up" from the last FIFO to the previous one until it
finally moves into the first FIFO of the chain. Each time a free location is
created in one FIFO of the chain, that FIFO's
IR line goes LOW, enabling the
preceding FIFO to write a word to fill it.
Forafullexpansionconfiguration,theamountoftimeittakesfor
IRofthefirst
FIFO in the chain to go LOW after a word has been read from the last FIFO is
the sum of the delays for each individual FIFO:
(N – 1)*(3*transfer clock) + 2 TWCLK
where N is the number of FIFOs in the expansion and TWCLK is the WCLK
period.NotethatextracyclesshouldbeaddedforthepossibilitythatthetSKEW1
specificationisnotmetbetweenRCLKandtransferclock,orWCLKandtransfer
clock, for the
IR flag.
The Transfer Clock line should be tied to either WCLK or RCLK, whichever
is faster. Both these actions result in data moving, as quickly as possible, to the
end of the chain and free locations to the beginning of the chain.
Figure 30. Block Diagram of Depth Expansion
For the x18 Input or x18 Output bus Width: 1,024 x 18, 2,048 x 18, 4,096 x 18, 8,192 x 18, 16,384 x 18, 32,768 x 18, 65,536 x 18 and 131,072 x 18
For both x9 Input and x9 Output bus Widths: 2,048 x 9, 4,096 x 9, 8,192 x 9, 16,384 x 9, 32,768 x 9, 65,536 x 9, 131,072 x 9 and 262,144 x 9
Dn
INPUT READY
WRITE ENABLE
WRITE CLOCK
WEN
WCLK
IR
DATA IN
RCLK
READ CLOCK
RCLK
REN
OE
OUTPUT ENABLE
OUTPUT READY
Qn
Dn
IR
GND
WEN
WCLK
OR
REN
OE
Qn
READ ENABLE
OR
DATA OUT
TRANSFER CLOCK
4666 drw33
n
FWFT/SI
IDT
72V223
72V233
72V243
72V253
72V263
72V273
72V283
72V293
IDT
72V223
72V233
72V243
72V253
72V263
72V273
72V283
72V293
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27484P8A6S | CONN PLUG 6POS STRAIGHT W/SCKT |
| MS3100E22-10P | CONN RCPT 4POS WALL MNT W/PINS |
| VI-BNK-IV-F3 | CONVERTER MOD DC/DC 40V 150W |
| MS3106E20-27PZ | CONN PLUG 14POS STRAIGHT W/PINS |
| VE-B6M-MW-F3 | CONVERTER MOD DC/DC 10V 100W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT72V223L7-5PF8 | 功能描述:IC FIFO 512X18 7-5NS 80QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:80 系列:7200 功能:同步 存儲容量:18.4K（1K x 18） 數(shù)據(jù)速率:- 訪問時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（10x10） 包裝:托盤 其它名稱:72225LB10TF |
| IDT72V223L7-5PFI | 功能描述:IC FIFO 512X18 7-5NS 80QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
| IDT72V225L10PF | 功能描述:IC FIFO SYNC 1024X18 10NS 64TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
| IDT72V225L10PF8 | 功能描述:IC FIFO SYNC 1024X18 10NS 64TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:80 系列:7200 功能:同步 存儲容量:18.4K（1K x 18） 數(shù)據(jù)速率:- 訪問時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（10x10） 包裝:托盤 其它名稱:72225LB10TF |
| IDT72V225L10PFG | 功能描述:IC FIFO SYNC 1024X18 10NS 64TQFP RoHS:是 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。