- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10041 > IDT72V235L10PF (IDT, Integrated Device Technology Inc)IC FIFO SYNC 2048X18 10NS 64TQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | IDT72V235L10PF |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 2/25頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FIFO SYNC 2048X18 10NS 64TQFP |
| 標(biāo)準(zhǔn)包裝： | 90 |
| 系列： | 72V |
| 功能： | 同步 |
| 存儲(chǔ)容量： | 36.8K（2K x 18） |
| 數(shù)據(jù)速率： | 100MHz |
| 訪問時(shí)間： | 10ns |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-LQFP |
| 供應(yīng)商設(shè)備封裝： | 64-TQFP（14x14） |
| 包裝： | 托盤 |
| 其它名稱： | 72V235L10PF |
10
IDT72V205/72V215/72V225/72V235/72V245 3.3V CMOS SyncFIFOTM
256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 x 18
COMMERCIALANDINDUSTRIAL
TEMPERATURERANGES
MARCH 2013
When the LD pin is LOW and WEN is HIGH, the WCLK input is disabled;
thenasignalatthisinputcanneitherincrementthewriteoffsetregisterpointer,
nor execute a write.
The contents of the offset registers can be read on the output lines when
theLDpinissetLOWandRENissetLOW;then,datacanbereadontheLOW-
to-HIGH transition of the Read Clock (RCLK). The act of reading the control
registersemploysadedicatedreadoffsetregisterpointer.(Thereadandwrite
pointersoperateindependently). Offsetregistercontentcanbereadoutinthe
IDT Standard mode only. It is inhibited in the FWFT mode.
A read and a write should not be performed simultaneously to the offset
registers.
FIRST LOAD (FL)
Forthesingledevicemode,seeTable3foradditionalinformation. Inthe
DaisyChainDepthExpansionconfiguration,FLisgroundedtoindicateitisthe
firstdeviceloadedandissettoHIGHforallotherdevicesintheDaisyChain.
(SeeOperatingConfigurationsforfurtherdetails.)
WRITE EXPANSION INPUT (WXI)
This is a dual purpose pin. For single device mode, see Table 3 for
additionalinformation. WXIisconnectedtoWriteExpansionOut(WXO)ofthe
previous device in the Daisy Chain Depth Expansion mode.
READ EXPANSION INPUT (RXI)
This is a dual purpose pin. For single device mode, see Table 3 for
additionalinformation.RXIisconnectedtoReadExpansionOut(RXO)ofthe
previous device in the Daisy Chain Depth Expansion mode.
OUTPUTS:
FULL FLAG/INPUT READY (FF/IR)
This is a dual purpose pin. In IDT Standard mode, the Full Flag (FF)
functionisselected.WhentheFIFOisfull,FFwillgoLOW,inhibitingfurtherwrite
operations. WhenFFisHIGH,theFIFOisnotfull. Ifnoreadsareperformed
afterareset,FF willgoLOWafterDwritestotheFIFO. D=256writesforthe
IDT72V205,512fortheIDT72V215,1,024fortheIDT72V225,2,048forthe
IDT72V235 and 4,096 for the IDT72V245.
In FWFT mode, the Input Ready (IR) function is selected. IR goes LOW
whenmemoryspaceisavailableforwritingindata. When thereisnolonger
any free space left, IR goes HIGH, inhibiting further write operations.
IRwillgoHIGHafterDwritestotheFIFO. D=257writesfortheIDT72V205,
513 for the IDT72V215, 1,025 for the IDT72V225, 2,049 for the IDT72V235
and 4,097 for the IDT72V245. Note that the additional word in FWFT mode
is due to the capacity of the memory plus output register.
FF/IR is synchronous and updated on the rising edge of WCLK.
EMPTYFLAG/OUTPUTREADY(EF/OR)
Thisisadualpurposepin. IntheIDTStandardmode,theEmptyFlag(EF)
functionisselected. WhentheFIFOisempty,EFwillgoLOW,inhibitingfurther
read operations. When EF is HIGH, the FIFO is not empty.
InFWFTmode,theOutputReady(OR)functionisselected.ORgoesLOW
atthesametimethatthefirstwordwrittentoanemptyFIFOappearsvalidon
theoutputs. ORstaysLOWaftertheRCLKLOWtoHIGHtransitionthatshifts
thelastwordfromtheFIFOmemorytotheoutputs. ORgoesHIGHonlywith
atrueread(RCLKwithREN=LOW). Thepreviousdatastaysattheoutputs,
indicating the last word was read. Further data reads are inhibited until OR
goesLOWagain.
EF/OR is synchronous and updated on the rising edge of RCLK.
PROGRAMMABLE ALMOST-FULL FLAG (PAF)
The Programmable Almost-Full Flag (PAF) will go LOW when FIFO
reaches the almost-full condition. In IDT Standard mode, if no reads are
performed after Reset (RS), the PAF will go LOW after (256-m) writes for the
IDT72V205, (512-m) writes for the IDT72V215, (1,024-m) writes for the
IDT72V225,(2,048–m)writesfortheIDT72V235and(4,096–m)writesforthe
IDT72V245. The offset “m” is defined in the Full Offset register.
In FWFT mode, if no reads are performed, PAF will go LOW after 257-m
fortheIDT72V205,513-mfortheIDT72V215,1,025fortheIDT72V225,2,049
fortheIDT72V235and4,097fortheIDT72V245.Thedefaultvaluesformare
noted in Table 1 and 2.
IfasynchronousPAFconfigurationisselected,thePAFisassertedLOW
ontheLOW-to-HIGHtransitionoftheWriteClock(WCLK). PAFisresettoHIGH
ontheLOW-to-HIGHtransitionoftheReadClock(RCLK).IfsynchronousPAF
configurationisselected(seeTable3),thePAFisupdatedontherisingedge
ofWCLK.
PROGRAMMABLEALMOST-EMPTYFLAG(PAE)
The PAE flag will go LOW when the FIFO reaches the almost-empty
condition. In IDT Standard mode, PAE will go LOW when there are n words
orlessintheFIFO. InFWFTmode,thePAEwillgoLOWwhentherearen + 1
wordsorlessintheFIFO.Theoffset"n"isdefinedastheemptyoffset. Thedefault
values for n are noted in Table 1 and 2.
Ifthereisnoemptyoffsetspecified,theProgrammableAlmost-EmptyFlag
(PAE) will be LOW when the device is 31 away from completely empty for
IDT72V205, 63 away from completely empty for IDT72V215, and 127 away
fromcompletelyemptyforIDT72V225/72V235/72V245.
IfasynchronousPAEconfigurationisselected,thePAEisassertedLOWon
theLOW-to-HIGHtransitionoftheReadClock(RCLK).PAEisresettoHIGH
ontheLOW-to-HIGHtransitionoftheWriteClock(WCLK).IfsynchronousPAE
configurationisselected(seeTable3),the PAEisupdatedontherisingedge
of RCLK.
WRITE EXPANSION OUT/HALF-FULL FLAG (WXO/HF)
This is a dual-purpose output. In the Single Device and Width Expansion
mode, when Write Expansion In (WXI) and/or Read Expansion In (RXI) are
grounded,thisoutputactsasanindicationofahalf-fullmemory.
Afterhalfofthememoryisfilled,andattheLOW-to-HIGHtransitionofthenext
writecycle,theHalf-FullFlaggoesLOWandwillremainsetuntilthedifference
between the write pointer and read pointer is less than or equal to one half of
the total memory of the device. The Half-Full Flag (HF) is then reset to HIGH
by the LOW-to-HIGH transition of the Read Clock (RCLK). The HF is
asynchronous.
In the Daisy Chain Depth Expansion mode, WXI is connected to WXO of
thepreviousdevice. ThisoutputactsasasignaltothenextdeviceintheDaisy
Chainbyprovidingapulsewhenthepreviousdevicewritestothelastlocation
ofmemory.
READ EXPANSION OUT (RXO)
In the Daisy Chain Depth Expansion configuration, Read Expansion In
(RXI)isconnectedtoReadExpansionOut(RXO)ofthepreviousdevice.This
outputactsasasignaltothenextdeviceintheDaisyChainbyprovidingapulse
when the previous device reads from the last location of memory.
DATAOUTPUTS(Q0-Q17)
Q0-Q17 are data outputs for 18-bit wide data.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| D38999/20WG41PB | CONN RCPT 41POS WALL MNT W/PINS |
| D38999/20FG39PE | CONN RCPT 39POS WALL MNT W/PINS |
| IDT72235LB15PFI | IC FIFO 2048X18 SYNC 15NS 64TQFP |
| MS3108E22-10P | CONN PLUG 4POS RT ANG W/PINS |
| MS27656E15B15P | CONN RCPT 15POS WALL MNT W/PINS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT72V235L10PF8 | 功能描述:IC FIFO SYNC 2048X18 10NS 64TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:80 系列:7200 功能:同步 存儲(chǔ)容量:18.4K（1K x 18） 數(shù)據(jù)速率:- 訪問時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（10x10） 包裝:托盤 其它名稱:72225LB10TF |
| IDT72V235L10PFG | 功能描述:IC FIFO SYNC 2048X18 10NS 64TQFP RoHS:是 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲(chǔ)容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
| IDT72V235L10PFG8 | 功能描述:IC FIFO SYNC 2048X18 10NS 64TQFP RoHS:是 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:80 系列:7200 功能:同步 存儲(chǔ)容量:18.4K（1K x 18） 數(shù)據(jù)速率:- 訪問時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（10x10） 包裝:托盤 其它名稱:72225LB10TF |
| IDT72V235L10TF | 功能描述:IC FIFO SYNC 2048X18 10NS 64QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲(chǔ)容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
| IDT72V235L10TF8 | 功能描述:IC FIFO SYNC 2048X18 10NS 64QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:80 系列:7200 功能:同步 存儲(chǔ)容量:18.4K（1K x 18） 數(shù)據(jù)速率:- 訪問時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（10x10） 包裝:托盤 其它名稱:72225LB10TF |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。