2
COMMERCIALTEMPERATURERANGE
IDT72V3624/72V3634/72V3644 3.3V CMOS SyncBiFIFOTM WITH BUS-MATCHING
256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2
PIN CONFIGURATION
TQFP (PK128-1, order code: PF)
TOP VIEW
W/RA
CLKB
4664 drw02
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
ENA
CLKA
GND
A35
A34
A33
A32
Vcc
A31
A30
GND
A29
A28
A27
A26
A25
A24
A23
BE/FWFT
GND
A22
Vcc
A21
A20
A19
A18
GND
A17
A16
A15
A14
A13
Vcc
A12
GND
A11
A10
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
102
101
128
127
126
125
124
123
122
121
120
119
118
117
116
115
114
113
112
111
110
109
108
107
106
105
PRS2
Vcc
B35
B34
B33
B32
GND
B31
B30
B29
B28
B27
B26
Vcc
B25
B24
BM
GND
B23
B22
B21
B20
B19
B18
GND
B17
B16
Vcc
B15
B14
B13
B12
GND
B11
B10
CSA
FFA
/IRA
EFA
/ORA
PRS1
Vcc
AFA
AEA
MBF2
MBA
MRS1
FS0/SD
GND
FS1/
SEN
MRS2
MBB
MBF1
Vcc
AEB
AFB
EFB
/ORB
FFB
/IRB
GND
CSB
W
/RB
ENB
A9
A8
A7
A
6
GND
A
5
A4
A3
SPM
Vcc
A2
A1
A0
GND
B0
B1
B2
B3
B
4
B
5
GND
B
6
Vcc
B7
B8
B
9
104
103
INDEX
SIZE
DESCRIPTION:
TheIDT72V3624/72V3634/72V3644arepinandfunctionallycompatible
versions of the IDT723624/723634/723644, designed to run off a 3.3V supply
forexceptionallylow-powerconsumption. Thesedevicesare monolithic,high-
speed, low-power, CMOS bidirectional synchronous (clocked) FIFO memory
whichsupportsclockfrequenciesupto100MHzandhasreadaccesstimesas
fast as 6.5ns. Two independent 256/512/1,024 x 36 dual-port SRAM FIFOs
on board each chip buffer data in opposite directions. FIFO data on Port B can
beinputandoutputin36-bit,18-bit,or9-bitformatswithachoiceofBig-orLittle-
Endianconfigurations.
These devices are a synchronous (clocked) FIFO, meaning each port
employs a synchronous interface. All data transfers through a port are gated
to the LOW-to-HIGH transition of a port clock by enable signals. The clocks for