- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10006 > IDT72V811L10TF (IDT, Integrated Device Technology Inc)IC FIFO SYNC 512X9 10NS 64QFP PDF資料下載
參數(shù)資料
| 型號： | IDT72V811L10TF |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 6/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FIFO SYNC 512X9 10NS 64QFP |
| 標(biāo)準(zhǔn)包裝： | 80 |
| 系列： | 72V |
| 功能： | 異步 |
| 存儲容量： | 4.6K（512 x 9） |
| 數(shù)據(jù)速率： | 100MHz |
| 訪問時間： | 10ns |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-LQFP |
| 供應(yīng)商設(shè)備封裝： | 64-TQFP（10x10） |
| 包裝： | 托盤 |
| 其它名稱： | 72V811L10TF |
14
IDT72V801/72V8211/72V821/72V831/72V841/72V851 3.3V DUAL CMOS SyncFIFOTM
DUAL 256 x 9, DUAL 512 x 9, DUAL 1K x 9, DUAL 2K x 9, DUAL 4K x 9, DUAL 8K x 9
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
OCTOBER 22, 2008
OPERATINGCONFIGURATIONS
SINGLE DEVICE CONFIGURATION — When FIFO A (B) is in a Single
Device Configuration, the Read Enable 2
RENA2(RENB2) control input can
Figure 15. Block diagram of the two FIFOs contained in one IDT72V801/72V811/72V821/72V831/72V841/72V851
configured for an 18-bit width-expansion
be grounded (see Figure 14). In this configuration, the Write Enable 2/Load
WENA2/
LDA(WENB2/LDB) pin is set LOW at Reset so that the pin operates
as a control to load and read the programmable flag offsets.
Figure 14. Block Diagram of One of the IDT72V801/72V811/72V821/72V831/72V841/72V851's
two FIFOs configured as a single device
WIDTH EXPANSION CONFIGURATION — Word width may be in-
creased simply by connecting the corresponding input control signals of
FIFOs A and B. A composite flag should be created for each of the end-
pointstatusflags
EFAandEFB,alsoFFAandFFB). ThepartialstatusflagsPAEA,
PAFB, PAEA and PAFB can be detected from any one device. Figure 15
demonstrates an 18-bit word width using the two FIFOs contained in one
IDT72V801/72V811/72V821/72V831/72V841/72V851. Any word width can
be attained by adding additional IDT72V801/72V811/72V821/72V831/
72V841/72V851s.
When these devices are in a Width Expansion Configuration, the Read
Enable 2 (
RENA2 and RENB2) control inputs can be grounded (see Figure
15). Inthisconfiguration,theWriteEnable2/Load(WENA2/
LDA,WENB2/LDB)
pins are set LOW at Reset so that the pin operates as a control to load and read
the programmable flag offsets.
QA0 - QA8 (QB0 - QB8)
DA0 - DA8 (DB0 - DB8)
RSA (RSB)
RCLKA (RCLKB)
RENA1 (RENB1)
OEA (OEB)
EFA (EFB)
PAEA (PAEB)
RENA2 (RENB2)
WCLKA (WCLKB)
WENA1 (WENB1)
WENA2/LDA (WENB2/LDB)
FFA (FFB)
PAFA (PAFB)
IDT
72V801
72V811
72V821
72V831
72V841
72V851
FIFO
A (B)
4093 drw 16
DATA IN
WRITE CLOCK
18
9
RSB
READ CLOCK
9
18
RENB2
RENA2
WRITE ENABLE
FFA
EFB
OUTPUT ENABLE
READ ENABLE
9
WRITE ENABLE/LOAD
FFB
EFA
RSA
RAM
ARRAY
A
DATA OUT
RCLKA
EMPTY FLAG
RENB1
RENA1
OEB
OEA1
RCLKB
WCLKA
WCLKB
WENA1
WENB1
DA0 - DA8
DB0 - DB8
QA0 - QA8
QB0 - QB8
WENA2/LDA
2WENB2/LDB
RESET
9
FULL FLAG
4093 drw 17
RAM
ARRAY
B
256x9
512x9
1,024x9
2,048x9
4,096x9
8,192x9
256x9
512x9
1,024x9
2,048x9
4,096x9
8,192x9
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD807A-155BRZRL7 | IC RECEIVER FIBER OPTIC 16SOIC |
| VI-BWV-MY | CONVERTER MOD DC/DC 5.8V 50W |
| IDT72V263L15PF8 | IC FIFO 8192X18 15NS 80QFP |
| MS27474T20B35SA | CONN RCPT 79POS JAM NUT W/SCKT |
| MS27656T15F5PA | CONN RCPT 5POS WALL MNT W/PINS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT72V811L10TF8 | 功能描述:IC FIFO SYNC 512X9 10NS 64QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
| IDT72V811L10TFG | 功能描述:IC FIFO 512X9 SYNC DUAL 64TQFP RoHS:是 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
| IDT72V811L10TFG8 | 制造商:Integrated Device Technology Inc 功能描述:IC FIFO SYNC 512X9 10NS 64QFP |
| IDT72V811L15PF | 功能描述:IC FIFO SYNC 512X9 15NS 64QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
| IDT72V811L15PF8 | 功能描述:IC FIFO SYNC 512X9 15NS 64QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。