參數(shù)資料
型號(hào): IDT74ALVC16820PV
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 總線收發(fā)器
英文描述: ALVC/VCX/A SERIES, 10-BIT DRIVER, TRUE OUTPUT, PDSO56
封裝: SSOP-56
文件頁(yè)數(shù): 1/6頁(yè)
文件大小: 64K
代理商: IDT74ALVC16820PV
INDUSTRIALTEMPERATURERANGE
IDT74ALVC16820
3.3V CMOS 10-BIT FLIP-FLOP WITH DUAL 3-STATE OUTPUTS
1
AUGUST 1999
INDUSTRIAL TEMPERATURE RANGE
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
1999 Integrated Device Technology, Inc.
DSC-4541/2
FEATURES:
0.5 MICRON CMOS Technology
Typical tSK(o) (Output Skew) < 250ps
ESD > 2000V per MIL-STD-883, Method 3015; > 200V using
machine model (C = 200pF, R = 0)
VCC = 3.3V ± 0.3V, Normal Range
VCC = 2.7V to 3.6V, Extended Range
VCC = 2.5V ± 0.2V
CMOS power levels (0.4
W typ. static)
Rail-to-Rail output swing for increased noise margin
Available in SSOP, TSSOP, and TVSOP packages
APPLICATIONS:
SDRAM Modules
PC Motherboards
Workstations
DRIVE FEATURES:
High Output Drivers: ±24mA
Suitable for heavy loads
IDT74ALVC16820
3.3V CMOS 10-BIT
FLIP-FLOP WITH DUAL
3-STATE OUTPUTS
C1
D 1
TO 9 OTHE R C H ANN ELS
1
OE
1
56
28
3
1
Q 2
2
OE
CLK
D 1
55
1
Q 1
2
NO
T
RECOMMENDED
FOR
NEW
DESIGNS
FUNCTIONAL BLOCK DIAGRAM
DESCRIPTION:
This 10-bit flip-flop is built using advanced dual metal CMOS technology.
The flip-flops of the ALVC16820 are edge-triggered D-type flip-flops. On the
positive transition of the clock (CLK) input, the device provides true data at
the Q outputs.
A buffered output-enable (OE) input can be used to place the ten outputs
in either a normal logic state (high or low logic level) or a high-impedance
state. In the high impedance state, the outputs neither load nor drive the bus
lines significantly. The high-impedance state and increased drive provide
the capability to drive bus lines without the need for interface or pullup
components. OE input does not affect the internal operation of the flip-flops.
Old data can be retained or new data can be entered while the outputs are
in the high-impedance state.
The ALVC16820 has been designed with a ±24mA output driver. This
driver is capable of driving a moderate to heavy load while maintaining
speed performance.
相關(guān)PDF資料
PDF描述
IDT74ALVC16835PAG ALVC/VCX/A SERIES, 18-BIT DRIVER, TRUE OUTPUT, PDSO56
IDT74ALVC16835PA ALVC/VCX/A SERIES, 18-BIT DRIVER, TRUE OUTPUT, PDSO56
IDT74ALVC16835PA8 ALVC/VCX/A SERIES, 18-BIT DRIVER, TRUE OUTPUT, PDSO56
IDT74ALVC1G00DY8 ALVC/VCX/A SERIES, 2-INPUT NAND GATE, PDSO5
IDT74ALVCF162835PF8 ALVC/VCX/A SERIES, 18-BIT DRIVER, TRUE OUTPUT, PDSO56
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT74ALVC16835PFG 功能描述:IC UNIV BUS DVR 18BIT 56TVSOP RoHS:是 類別:集成電路 (IC) >> 邏輯 - 通用總線函數(shù) 系列:74ALVC 產(chǎn)品變化通告:Product Discontinuation 09/Dec/2010 標(biāo)準(zhǔn)包裝:1,500 系列:74AVC 邏輯類型:通用總線驅(qū)動(dòng)器 輸入數(shù):- 電路數(shù):18 位 輸出電流高,低:12mA,12mA 電源電壓:1.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:56-TFSOP(0.240",6.10mm 寬) 供應(yīng)商設(shè)備封裝:56-TSSOP 包裝:帶卷 (TR)
IDT74ALVC16835PFG8 功能描述:IC UNIV BUS DVR 18BIT 56TVSOP RoHS:是 類別:集成電路 (IC) >> 邏輯 - 通用總線函數(shù) 系列:74ALVC 產(chǎn)品變化通告:Product Discontinuation 09/Dec/2010 標(biāo)準(zhǔn)包裝:1,500 系列:74AVC 邏輯類型:通用總線驅(qū)動(dòng)器 輸入數(shù):- 電路數(shù):18 位 輸出電流高,低:12mA,12mA 電源電壓:1.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:56-TFSOP(0.240",6.10mm 寬) 供應(yīng)商設(shè)備封裝:56-TSSOP 包裝:帶卷 (TR)
IDT74ALVC1G00DY 制造商:INT_DEV_TECH 功能描述:
IDT74ALVCF162835APA 功能描述:IC UNIV BUS DVR 18BIT 56TSSOP RoHS:否 類別:集成電路 (IC) >> 邏輯 - 通用總線函數(shù) 系列:74ALVCF 產(chǎn)品變化通告:Product Discontinuation 09/Dec/2010 標(biāo)準(zhǔn)包裝:1,500 系列:74AVC 邏輯類型:通用總線驅(qū)動(dòng)器 輸入數(shù):- 電路數(shù):18 位 輸出電流高,低:12mA,12mA 電源電壓:1.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:56-TFSOP(0.240",6.10mm 寬) 供應(yīng)商設(shè)備封裝:56-TSSOP 包裝:帶卷 (TR)
IDT74ALVCF162835APA8 功能描述:IC UNIV BUS DVR 18BIT 56TSSOP RoHS:否 類別:集成電路 (IC) >> 邏輯 - 通用總線函數(shù) 系列:74ALVCF 產(chǎn)品變化通告:Product Discontinuation 09/Dec/2010 標(biāo)準(zhǔn)包裝:1,500 系列:74AVC 邏輯類型:通用總線驅(qū)動(dòng)器 輸入數(shù):- 電路數(shù):18 位 輸出電流高,低:12mA,12mA 電源電壓:1.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:56-TFSOP(0.240",6.10mm 寬) 供應(yīng)商設(shè)備封裝:56-TSSOP 包裝:帶卷 (TR)