- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377449 > IDT74FCT162H272AT (Integrated Device Technology, Inc.) CAP 100UF 10V 20% TANT SMD-7343-20 TR-7-PL SN100% LOWESR-400 PDF資料下載
參數(shù)資料
| 型號： | IDT74FCT162H272AT |
| 廠商： | Integrated Device Technology, Inc. |
| 英文描述： | CAP 100UF 10V 20% TANT SMD-7343-20 TR-7-PL SN100% LOWESR-400 |
| 中文描述： | 快速CMOS 12位同步總線交換 |
| 文件頁數(shù)： | 3/8頁 |
| 文件大?。?/td> | 138K |
| 代理商： | IDT74FCT162H272AT |
5.5
3
IDT54/74FCT162H272AT/CT/ET
FAST CMOS 12-BIT SYNCHRONOUS TRI-PORT BUS EXCHANGER
MILITARY AND COMMERCIAL TEMPERATURES RANGES
NOTES:
1. Output level before the indicated steady-state input conditions were
established.
2. H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = High Impedance
↑
= LOW-to-HIGH Transition
ABSOLUTE MAXIMUM RATINGS
(1)
FUNCTION TABLES
(2)
3071 tbl 04
3071 tbl 05
NOTES:
1. On FCT162H272T these pins have "Bus Hold". All other pins are standard inputs, outputs or I/Os.
PIN DESCRIPTION
Signal
A
(1:12)
1B
(1:12)
2B
(1:12
)
CLK
CEA1B
I/O
I/O
I/O
I/O
I
I
Description
Bidirectional Data Port A. Usually connected to the CPU's Address/Data bus.
(1)
Bidirectional Data Port 1B. Usually connected to the even path or even bank of memory.
(1)
Bidirectional Data Port 2B. Usually connected to the odd path or odd bank of memory.
(1)
Clock Input.
Clock Enable Input for the A-1B Register. If
CEA1B
is LOW during the rising edge of CLK, data will be clocked
into register A-1B (Active LOW).
Clock Enable Input for the A-2B Register. If
CEA2B
is LOW during the rising edge of CLK, data will be clocked
into register A-2B (Active LOW).
Clock Enable Input for the 1B-A Register. If
CE1B
is LOW during the rising edge of CLK, data will be clocked into
register 1B-A (Active LOW).
Clock Enable Input for the 2B-A Register. If
CE2B
is LOW during the rising edge of CLK, data will be clocked into
register 2B-A (Active LOW).
1B or 2B Path Selection. When HIGH during the rising edge of CLK, SEL enables data transfer from 1B Port to
A Port. When LOW during the rising edge of CLK, SEL enables data transfer from 2B Port to A Port.
Synchronous Output Enable for A Port (Active LOW).
Synchronous Output Enable for 1B Port and 2B Port (Active LOW).
CEA2B
I
CE1B
I
CE2B
I
SEL
I
OEA
I
I
OEB
3071 tbl 01
Inputs
SEL
H
H
Output
A
H
L
A
(1)
H
L
A
(1)
Z
1B
H
L
2B
X
X
CE1B
CE2B
OEA
CLK
↑
↑
↑
↑
↑
↑
↑
L
L
X
X
L
L
X
X
X
X
H
L
H
L
L
H
X
X
X
L
L
L
L
L
X
X
X
X
L
X
X
X
X
L
H
Inputs
Outputs
A
H
L
CEA1B CEA2B
OEB
CLK
↑
↑
↑
↑
↑
↑
↑
↑
↑
1B
H
L
2B
H
L
B
(1)
B
(1)
H
L
B
(1)
Z
Active
L
L
L
L
L
L
H
L
H
L
L
L
H
H
H
H
L
L
L
L
L
L
H
L
B
(1)
B
(1)
B
(1)
Z
Active
X
X
X
H
X
X
H
X
X
L
H
L
Symbol
V
TERM(2)
Terminal Voltage with Respect to
GND
V
TERM(3)
Terminal Voltage with Respect to
GND
Description
Max.
Unit
V
–0.5 to +7.0
–0.5 to
V
CC
+0.5
–65 to +150
–60 to +120 mA
V
T
STG
I
OUT
NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-
INGS may cause permanent damage to the device. This is a stress rating
only and functional operation of the device at these or any other condi-
tions above those indicated in the operational sections of this specifica-
tion is not
implied. Exposure to absolute maximum rating conditions for
extended periods may affect reliability.
2. All device terminals except FCT162XXXT Output and I/O terminals.
3. Output and I/O terminals for FCT162XXXT.
Storage Temperature
DC Output Current
°
C
3071 tbl 02
NOTE:
1. This parameter is measured at characterization but not tested.
CAPACITANCE
(T
A
= +25
°
C, F = 1.0MH
Z
)
3071 tbl 03
Symbol
C
IN
Parameter
(1)
Input
Capacitance
I/O
Capacitance
Conditions
V
IN
= 0V
Typ.
3.5
Max.
6.0
Unit
pF
C
I/O
V
OUT
= 0V
3.5
8.0
pF
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT74FCT162H272ATE | FAST CMOS 12-BIT SYNCHRONOUS BUS EXCHANGER |
| IDT74FCT162H272ATEB | FAST CMOS 12-BIT SYNCHRONOUS BUS EXCHANGER |
| IDT74FCT162H272ATPA | FAST CMOS 12-BIT SYNCHRONOUS BUS EXCHANGER |
| IDT74FCT162H272ATPAB | CAP 100UF 16V 20% TANT SMD-7343-20 TR-7-PL SN100% LOWESR-500 |
| IDT74FCT162H272ATPF | FAST CMOS 12-BIT SYNCHRONOUS BUS EXCHANGER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT74FCT162H272ETPV | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| IDT74FCT163244APAG | 功能描述:IC BUFF DVR 16BIT N-INV 48TSSOP RoHS:是 類別:集成電路 (IC) >> 邏輯 - 緩沖器，驅(qū)動器，接收器，收發(fā)器 系列:74FCT 標(biāo)準(zhǔn)包裝:2,000 系列:74LVCH 邏輯類型:緩沖器/線路驅(qū)動器，非反相 元件數(shù):2 每個元件的位元數(shù):4 輸出電流高，低:24mA，24mA 電源電壓:1.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:20-SOIC 包裝:帶卷 (TR) |
| IDT74FCT163244APAG8 | 功能描述:IC BUFF DVR 16BIT N-INV 48TSSOP RoHS:是 類別:集成電路 (IC) >> 邏輯 - 緩沖器，驅(qū)動器，接收器，收發(fā)器 系列:74FCT 標(biāo)準(zhǔn)包裝:47 系列:74LVX 邏輯類型:緩沖器/線路驅(qū)動器，非反相 元件數(shù):4 每個元件的位元數(shù):1 輸出電流高，低:4mA，4mA 電源電壓:2 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:14-SOIC 包裝:管件 |
| IDT74FCT163244APFG | 功能描述:IC BUFF DVR 16BIT N-INV 48TVSOP RoHS:是 類別:集成電路 (IC) >> 邏輯 - 緩沖器，驅(qū)動器，接收器，收發(fā)器 系列:74FCT 標(biāo)準(zhǔn)包裝:47 系列:74LVX 邏輯類型:緩沖器/線路驅(qū)動器，非反相 元件數(shù):4 每個元件的位元數(shù):1 輸出電流高，低:4mA，4mA 電源電壓:2 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:14-SOIC 包裝:管件 |
| IDT74FCT163244APFG8 | 功能描述:IC BUFF DVR 16BIT N-INV 48TVSOP RoHS:是 類別:集成電路 (IC) >> 邏輯 - 緩沖器，驅(qū)動器，接收器，收發(fā)器 系列:74FCT 標(biāo)準(zhǔn)包裝:47 系列:74LVX 邏輯類型:緩沖器/線路驅(qū)動器，非反相 元件數(shù):4 每個元件的位元數(shù):1 輸出電流高，低:4mA，4mA 電源電壓:2 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:14-SOIC 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。