參數(shù)資料
型號(hào)： IDT74LVC109APG8
廠商： INTEGRATED DEVICE TECHNOLOGY INC
元件分類： 鎖存器
英文描述： LVC/LCX/Z SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16
封裝： TSSOP-16
文件頁(yè)數(shù)： 2/6頁(yè)
文件大小： 80K
代理商： IDT74LVC109APG8
INDUSTRIALTEMPERATURERANGE
2
IDT74LVC109A
3.3V CMOS DUAL J-
K FLIP-FLOP WITH SET AND RESET
NOTE:
1. As applicable to the device type.
Symbol
Parameter(1)
Conditions
Typ.
Max.
Unit
CIN
Input Capacitance
VIN = 0V
4.5
6
pF
COUT
Output Capacitance
VOUT = 0V
5.5
8
pF
CI/O
I/O Port Capacitance
VIN = 0V
6.5
8
pF
CAPACITANCE (TA= +25°C, F = 1.0MHz)
Symbol
Description
Max
Unit
VTERM
Terminal Voltage with Respect to GND
–0.5 to +6.5
V
TSTG
Storage Temperature
–65 to +150
°C
IOUT
DC Output Current
–50 to +50
mA
IIK
Continuous Clamp Current,
–50
mA
IOK
VI < 0 or VO < 0
ICC
Continuous Current through each
±100
mA
ISS
VCC or GND
ABSOLUTE MAXIMUM RATINGS(1)
NOTE:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
permanent damage to the device. This is a stress rating only and functional operation
of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.
QSOP/ SOIC/ SSOP/ TSSOP
TOP VIEW
PIN CONFIGURATION
PIN DESCRIPTION
Pin Names
Description
xCP
Clock Inputs, LOW-to-HIGH, edge-triggered
xRD
Asynchronous Reset Input (Active LOW)
xSD
Asynchronous Set Inputs (Active LOW)
xJ, xK
Synchronous Inputs
xQ
TrueFlip-FlopOutputs
xQ
ComplementFlip-FlopOutputs
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
1
VCC
1
RD
1
J
1
K
1
SD
1
Q
1
Q
GND
2
K
2
J
2
Q
1
CP
2
Q
2
CP
2
SD
2
RD
FUNCTIONAL DIAGRAM
1
RD
1
K
1SD
2
K
2
J
1
CP
Q
2
Q
2
CP
2
SD
2
RD
5
2
4
3
1
11
14
12
13
15
6
7
10
9
J
Q
RD
K
CP FF2
2
Q
SD
RD
Q
CP
SD
Q
J
K
1
Q
1
Q
1
J
FF1
相關(guān)PDF資料
PDF描述
IDT74LVC109ADC8 LVC/LCX/Z SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16
IDT74LVC10ADC LVC/LCX/Z SERIES, TRIPLE 3-INPUT NAND GATE, PDSO14
IDT74LVC10APY LVC/LCX/Z SERIES, TRIPLE 3-INPUT NAND GATE, PDSO14
IDT74LVC11ADC8 LVC/LCX/Z SERIES, TRIPLE 3-INPUT AND GATE, PDSO14
IDT74LVC11APY8 LVC/LCX/Z SERIES, TRIPLE 3-INPUT AND GATE, PDSO14
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT74LVC112APY 制造商:Integrated Device Technology Inc 功能描述:Flip Flop, Dual, J/K Type, 16 Pin, Plastic, SSOP
IDT74LVC138ADC 制造商:Integrated Device Technology Inc 功能描述:
IDT74LVC162244APA 制造商:Integrated Device Technology Inc 功能描述:
IDT74LVC162244APAG 功能描述:IC BUFF DVR TRI-ST 16BIT 48TSSOP RoHS:是 類別:集成電路 (IC) >> 邏輯 - 緩沖器，驅(qū)動(dòng)器，接收器，收發(fā)器 系列:74LVC 標(biāo)準(zhǔn)包裝:2,000 系列:74LVCH 邏輯類型:緩沖器/線路驅(qū)動(dòng)器，非反相 元件數(shù):2 每個(gè)元件的位元數(shù):4 輸出電流高，低:24mA，24mA 電源電壓:1.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:20-SOIC 包裝:帶卷 (TR)
IDT74LVC162244APAG8 功能描述:IC BUFF DVR TRI-ST 16BIT 48TSSOP RoHS:是 類別:集成電路 (IC) >> 邏輯 - 緩沖器，驅(qū)動(dòng)器，接收器，收發(fā)器 系列:74LVC 標(biāo)準(zhǔn)包裝:47 系列:74LVX 邏輯類型:緩沖器/線路驅(qū)動(dòng)器，非反相 元件數(shù):4 每個(gè)元件的位元數(shù):1 輸出電流高，低:4mA，4mA 電源電壓:2 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:14-SOIC 包裝:管件
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*