- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄65590 > IDT74LVC109APG8 (INTEGRATED DEVICE TECHNOLOGY INC) LVC/LCX/Z SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16 PDF資料下載
參數(shù)資料
| 型號： | IDT74LVC109APG8 |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 鎖存器 |
| 英文描述： | LVC/LCX/Z SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16 |
| 封裝： | TSSOP-16 |
| 文件頁數(shù)： | 4/6頁 |
| 文件大?。?/td> | 80K |
| 代理商： | IDT74LVC109APG8 |
INDUSTRIALTEMPERATURERANGE
4
IDT74LVC109A
3.3V CMOS DUAL J-
K FLIP-FLOP WITH SET AND RESET
SWITCHING CHARACTERISTICS(1)
VCC = 2.5V ± 0.2V
VCC = 2.7V
VCC = 3.3V ± 0.3V
Symbol
Parameter
Min.
Max.
Min.
Max.
Min.
Max.
Unit
tPLH
PropagationDelay
—
9
—
8.5
—
7.5
ns
tPHL
xCP to xQ or x Q
tPLH
PropagationDelay
—
11
—
9
—
8
ns
xSD to xQ or xRD xQ
tPHL
PropagationDelay
—
10
—
10
—
9
ns
xSD to xQ or xRD xQ
tSU
Set-up Time, xJ, xK to xCP
2.5
—
2.5
—
2.5
—
ns
tH
Hold Time, xJ, xK to xCP
2
—
2
—
2
—
ns
tREM
Removal Time, xSD, xRD to xCP
3
—
3
—
3
—
ns
tW
Pulse Width, CLK HIGH or LOW
3.3
—
3.3
—
3.3
—
ns
tW
Set or Reset Pulse Width, HIGH or LOW
3
—
3
—
3
—
ns
tSK(o)
OutputSkew(2)
—
500
ps
NOTES:
1. See TEST CIRCUITS AND WAVEFORMS. TA = – 40°C to + 85°C.
2
Skew between any two outputs of the same package and switching in the same direction.
OPERATING CHARACTERISTICS, VCC = 3.3V ± 0.3V, TA = 25°C
Symbol
Parameter
Test Conditions
Typical
Unit
CPD
PowerDissipationCapacitanceperFlip-Flop
CL = 0pF, f = 10Mhz
—
pF
NOTE:
1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate VCC range.
TA = – 40°C to + 85°C.
OUTPUT DRIVE CHARACTERISTICS
Symbol
Parameter
TestConditions(1)
Min.
Max.
Unit
VOH
Output HIGH Voltage
VCC = 2.3V to 3.6V
IOH = – 0.1mA
VCC – 0.2
—
V
VCC = 2.3V
IOH = – 6mA
2
—
VCC = 2.3V
IOH = – 12mA
1.7
—
VCC = 2.7V
2.2
—
VCC = 3V
2.4
—
VCC = 3V
IOH = – 24mA
2.2
—
VOL
OutputLOWVoltage
VCC = 2.3V to 3.6V
IOL = 0.1mA
—
0.2
V
VCC = 2.3V
IOL = 6mA
—
0.4
IOL = 12mA
—
0.7
VCC = 2.7V
IOL = 12mA
—
0.4
VCC = 3V
IOL = 24mA
—
0.55
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT74LVC109ADC8 | LVC/LCX/Z SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16 |
| IDT74LVC10ADC | LVC/LCX/Z SERIES, TRIPLE 3-INPUT NAND GATE, PDSO14 |
| IDT74LVC10APY | LVC/LCX/Z SERIES, TRIPLE 3-INPUT NAND GATE, PDSO14 |
| IDT74LVC11ADC8 | LVC/LCX/Z SERIES, TRIPLE 3-INPUT AND GATE, PDSO14 |
| IDT74LVC11APY8 | LVC/LCX/Z SERIES, TRIPLE 3-INPUT AND GATE, PDSO14 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT74LVC112APY | 制造商:Integrated Device Technology Inc 功能描述:Flip Flop, Dual, J/K Type, 16 Pin, Plastic, SSOP |
| IDT74LVC138ADC | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT74LVC162244APA | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT74LVC162244APAG | 功能描述:IC BUFF DVR TRI-ST 16BIT 48TSSOP RoHS:是 類別:集成電路 (IC) >> 邏輯 - 緩沖器，驅(qū)動器，接收器，收發(fā)器 系列:74LVC 標(biāo)準(zhǔn)包裝:2,000 系列:74LVCH 邏輯類型:緩沖器/線路驅(qū)動器，非反相 元件數(shù):2 每個元件的位元數(shù):4 輸出電流高，低:24mA，24mA 電源電壓:1.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:20-SOIC 包裝:帶卷 (TR) |
| IDT74LVC162244APAG8 | 功能描述:IC BUFF DVR TRI-ST 16BIT 48TSSOP RoHS:是 類別:集成電路 (IC) >> 邏輯 - 緩沖器，驅(qū)動器，接收器，收發(fā)器 系列:74LVC 標(biāo)準(zhǔn)包裝:47 系列:74LVX 邏輯類型:緩沖器/線路驅(qū)動器，非反相 元件數(shù):4 每個元件的位元數(shù):1 輸出電流高，低:4mA，4mA 電源電壓:2 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:14-SOIC 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。