- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9766 > IDT74SSTUBF32869ABKG8 (IDT, Integrated Device Technology Inc)IC BUFFER 14BIT CONF DDR2 150BGA PDF資料下載
參數(shù)資料
| 型號： | IDT74SSTUBF32869ABKG8 |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 19/21頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC BUFFER 14BIT CONF DDR2 150BGA |
| 標準包裝： | 2,000 |
| 邏輯類型： | 1:2 寄存緩沖器，帶奇偶位 |
| 電源電壓： | 1.7 V ~ 1.9 V |
| 位數(shù)： | 14 |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 150-TFBGA |
| 供應(yīng)商設(shè)備封裝： | 150-CABGA（8x13） |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | 74SSTUBF32869ABKG8 |
IDT74SSTUBF32869A
14-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2
COMMERCIAL TEMPERATURE GRADE
14-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2
7
IDT74SSTUBF32869A
7093/10
CONFIDENTIAL
Terminal Functions
Signal
Group
Terminal
Name
Type
Description
Ungated
Inputs
DCKE, DODT
SSTL_18
DRAM function pins not associated with Chip Select
Chip Select
Gated Inputs
D1...D141
1
This range does not include D1, D4, and D7, and their corresponding outputs.
SSTL_18
DRAM inputs, re-driven only when Chip Select is LOW
Chip Select
Inputs
DCS, CSR
SSTL_18
DRAM Chip Select signals. These pins initiate DRAM
address/command decodes, and as such at least one will be
LOW when a valid address/command is present.
Re-Driven
Outputs
Q1A...Q14A1,
Q1B...Q14B1,
QCSnA, B
QCKEnA, B
QODTnA, B
SSTL_18
Outputs of the register, valid after the specified clock count and
immediately following a rising edge of the clock
Parity Input
PARIN
SSTL_18
Input parity is received on pin PARIN, and should maintain odd
parity across the D1:D14 inputs, at the rising edge of the clock,
one cycle after Chip Select is LOW.
Parity Output
PPO
SSTL_18
Partial Parity Output. Indicates parity out of D1-D14.
Parity Error
Output
PTYERR
Open Drain
When LOW, this output indicates that a parity error was
identified associated with the address and/or command inputs.
PTYERR will be active for two clock cycles, and delayed by in
total two clock cycles for compatibility with final parity out timing
on the industry-standard DDR2 register with parity (in JEDEC
definition).
Configuration
Inputs
C1
SSTL_18
When LOW, the register is configured as Register 1. When
HIGH, the register is configured as Register 2.
Clock Inputs
CLK, CLK
SSTL_18
Differential master clock input pair to the register. The register
operation is triggered by a rising edge on the positive clock
input (CLK).
Miscellaneous
Inputs
RESET
SSTL_18
Input
Asynchronous Reset Input. When LOW, it causes a reset of the
internal latches, thereby forcing the outputs LOW. RESET also
resets the PTYERR signal.
VREF
0.9V nominal
Input reference voltage for SSTL_18 inputs. Two pins
(internally tied together) are used for increased
Inputsreliability.
VDD
Power Input
Power Supply Voltage
GND
Ground Input
Ground
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS3106A24-67P | CONN PLUG 19POS STRAIGHT W/PINS |
| MS27508E20F2SA | CONN RCPT 65POS BOX MNT W/SCKT |
| MS27468E11B13P | CONN RCPT 13POS JAM NUT W/PINS |
| IDT74SSTUBF32865ABKG8 | IC BUFFER 28BIT 1:2 REG 160-BGA |
| MS3101F28-9S | CONN RCPT 12POS FREE HNG W/SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT74SSTUBH32865ABKG | 功能描述:IC BUFFER 28BIT 1:2 REG 160-BGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:- 產(chǎn)品變化通告:Product Discontinuation 25/Apr/2012 標準包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:48-TSSOP 包裝:帶卷 (TR) |
| IDT74SSTUBH32865ABKG8 | 功能描述:IC BUFFER 28BIT 1:2 REG 160-BGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:- 產(chǎn)品變化通告:Product Discontinuation 25/Apr/2012 標準包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:48-TSSOP 包裝:帶卷 (TR) |
| IDT74SSTUBH32868ABKG | 功能描述:IC BUFFER 28BIT CONF DDR2 176BGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:- 產(chǎn)品變化通告:Product Discontinuation 25/Apr/2012 標準包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:48-TSSOP 包裝:帶卷 (TR) |
| IDT74SSTUBH32868ABKG8 | 功能描述:IC BUFFER 28BIT CONF DDR2 176BGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:- 產(chǎn)品變化通告:Product Discontinuation 25/Apr/2012 標準包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:48-TSSOP 包裝:帶卷 (TR) |
| IDT74SSTV16857PA | 制造商:Integrated Device Technology Inc 功能描述:SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO48 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。