參數(shù)資料
型號(hào)： IDT77301L12PF
廠商： INTEGRATED DEVICE TECHNOLOGY INC
元件分類： DRAM
英文描述： UTOPIAFIFO 1 TO 4 (128 x 9 x 4) DEMULTIPLEXER-FIFO
中文描述： 128 X 9 OTHER FIFO, 10 ns, PQFP100
封裝： TQFP-100
文件頁(yè)數(shù)： 16/29頁(yè)
文件大?。?/td> 342K
代理商： IDT77301L12PF
IDT77301
UtopiaFIFO
1 to 4 (128 x 9 x 4) Demultiplexer-FIFO Commercial and Industrial Temperature Ranges
16
and is available.) A new FIFO location can only be selected after current
cell transfer is complete.
During cell transfer, FIFO
“
polling
”
can take place. At any time when
the
ENR
is asserted, if a valid address is placed on the address bus, the
CLAVR signal will notify the upstreamsystemif the polled address can take
a cell. As delineated in the Utopia Level II specifications, a valid address
may only be placed on the bus every other cycle. After the invalid address
cycle, the CLAVR will always go tri-state. This polling will not affect current
cell transfer or the FIFO selected for the next cell transfer.
Figure 11 shows polling can take place while the current FIFO is
transferring data; the current FIFO can remain as the
“
selected
”
FIFO for
a continuous cell transfer. If the next (different) FIFO destination has been
polled and has space available, cell transfer will have a one cycle delay.
To select a new location, the
ENR
must de-assert while the new address
is on the address bus. After the last word of the first cell transfer, the SOCR
tri-states and
ENR
de-asserts. At this time the new address (previously
polled and determned to have space available) is placed on the address
bus. At this time the CLAVR is tri-state fromthe previous invalid address.
On the following cycle, CLAVR,
ENR
, and SOCR all assert and data is
written into the FIFO. An invalid address is then placed on the address bus.
On subsequent clocks with
ENR
asserted, data is placed on the bus until
cell transfer is complete. If the next FIFO destination is the same as the prior
address, and is known to have a cell available fromprior polling, continuous
cell transfer can take place.
While the previous operation, as shown in Figure 11, conforms to Utopia
Level II specifications, the UtopiaFIFO is capable of faster data transfer
which is not Utopia II compliant but, nonetheless, may be desired. Figure
12 shows a
“
one-cycle
”
addressing scheme where a null address (1F)
need not be placed between valid addresses. In this implementa-
tion the latency fromaddress with an available cell space to data
transfer is reduced fromthree to two cycles. While polling new FIFO
destinations, a new address can be polled every cycle; this doubles how
quickly the switch can determne the next destination availability and
reduces potential
“
wait states
”
.
MULTICAST OPERATION
Configuration:
RMS =
“
0
”
indicates out-band routing.
MAS =
“
1
”
indicates multicast mode.
BSS =
“
X
”
either 9 or 18-bit operation
In this mode the address lines are read by the UtopiaFIFO as a series
of Enable signals (no longer Utopia Specification Level II compliant). The
input timng is shown in Figure 13. The least four significant bits (A0-A3)
are read (A4 is DC). These four inputs will allow any combination of the
four output FIFOs to receive the next cell. Table 1 delineates the output
FIFO combination for each Enable signal A0-A3 combination. The device
will only accept data when all selected FIFOs have a cell available. If one
or more FIFOs do not have a complete cell size available, the CLAVR signal
will remain LOW.
FIFO
“
polling
”
can occur in this mode. As with the single destination
mode described above, the next Multicast FIFO Combination Enables can
be placed on the address bus. Upon receiving a HIGH CLAVR,
ENR
asserts, data is written into the FIFO and SOCR is set HIGH for the first word
written. Subsequent
ENR
assertions will load the remaining words of the
cell into the FIFO
’
s. If CLAVR is HIGH prior to the last word written, and
the next set of cell destinations is the same, continuous cell transfer can
occur. The
ENR
stays LOW and the SOCR asserts for the first word of
the next cell. The new SOCR signal indicates data is on the bus.
After the cell is transferred, if a new set of FIFO destinations is to be
selected, the SOCR tri-states while
ENR
is de-asserted. A combination
of a tri-stated SOCR and HIGH
ENR
indicates a new set of enables is on
the address bus. Due to prior polling of this combination, the switch knows
the set of FIFO destinations are available. If no prior polling, the switch will
need to go through the
“
two-cycle
”
polling scheme described earlier (until
all destinations can accept a complete cell). On the next clock cycle, SOCR
goes HIGH to indicate the start of a new cell (clock Cx).
ENR
is asserted
and data placed on the data bus. Changing the set of FIFO destinations
during multicast results in only a one clock cycle delay if the new locations
are available.
#".%#" $'+")')!
IN-BAND ROUTING
SINGLE FIFO DESTINATION (NO MULTICAST)
Configuration:
RMS =
“
1
”
indicates in-band routing.
MAS =
“
0
”
indicates singlecast mode.
BSS =
“
0
”
18 bit operation
Figure 14 shows the data and signal pin connections for an 18-bit
address/data bus connected to 8 UtopiaFIFO devices. Timng is the same
as in Figure 6. In this implementation the data bus and SOCR are connected
to all UtopiaFIFOs. There is one common
ENR
and separate CLAVR
signals for each Utopia FIFO. The CLAVR signals are connected with a
pull down resistor. The upstream
“
switch
”
loads the address into the
selected UtopiaFIFO through the appropriate
ENR
and CLAVR signals.
The non-selected UtopiaFIFOs have a tri-stated CLAVR. Initially, no
device has an address in its address register. CLAVR is tri-stated and
SOCR is LOW.
ENR
is de-asserted. With SOCR LOW and
ENR
asserted,
with no current data transfer, the selected UtopiaFIFO will proceed to load
the address into its register and evaluate CLAVR. When a complete cell
can be written, the CLAVR is set HIGH.
The upstreamsystemwill evaluate the CLAVR. With a HIGH CLAVR,
and
ENR
LOW, data is written into the FIFO with SOCR HIGH for the first
word written into the FIFO. Subsequent
ENR
assertions will load the
remaining words of the cell into the FIFO. If CLAVR is HIGH prior to the
last word written, and the next cell destination is the same, continuous cell
transfer can occur. The
ENR
stays LOW and the SOCR signal indicates
data, not an address, is on the bus. After the cell is transferred, if a new FIFO
is to be selected (same or different UtopiaFIFO), the SOCR stays LOW
while
ENR
is asserted. Once the newly selected FIFO can accept a cell,
相關(guān)PDF資料
PDF描述
IDT77301L12PFI UTOPIAFIFO 1 TO 4 (128 x 9 x 4) DEMULTIPLEXER-FIFO
IDT77305 UTOPIAFIFO 4 PORT MULTIPLEXER FIFO
IDT77911 Octal Transceivers And Line/MOS Drivers With 3-State Outputs 20-PDIP -40 to 85
IDT77914 NICStAR⑩ Reference Design 155Mbps Network Interface Card NIC
IDT77915 NICStAR⑩ Reference Design 155Mbps Network Interface Card NIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT77V011L155DA 功能描述:INTERFACE DPI-UTOPIA 144-TQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 專用 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 應(yīng)用:PDA，便攜式音頻/視頻，智能電話 接口:I²C，2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:24-QFN 裸露焊盤(pán)（4x4） 包裝:帶卷 (TR) 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2
IDT77V011L155DA8 功能描述:INTERFACE DPI-UTOPIA 144-TQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 專用 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 應(yīng)用:PDA，便攜式音頻/視頻，智能電話 接口:I²C，2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:24-QFN 裸露焊盤(pán)（4x4） 包裝:帶卷 (TR) 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2
IDT77V106L25TF 制造商:Integrated Device Technology Inc 功能描述:
IDT77V106-L25TFI 制造商:Integrated Device Technology Inc 功能描述:ATM/SONET TRANSCEIVER, 64 Pin, Plastic, QFP
IDT77V252L155PG 制造商:Integrated Device Technology Inc 功能描述:ATM/SONET SEGMENTATION AND REASSEMBLY CIRCUIT, 208 Pin, Plastic, QFP
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*