- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67716 > IDT79RV4650-200DP9 (INTEGRATED DEVICE TECHNOLOGY INC) 64-BIT, 200 MHz, RISC PROCESSOR, PQFP208 PDF資料下載
參數(shù)資料
| 型號： | IDT79RV4650-200DP9 |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 64-BIT, 200 MHz, RISC PROCESSOR, PQFP208 |
| 封裝： | PLASTIC, QFP-208 |
| 文件頁數(shù)： | 23/25頁 |
| 文件大?。?/td> | 568K |
| 代理商： | IDT79RV4650-200DP9 |
7 of 25
March 28, 2000
IDT79RC4650
!
!"
"
,,,,
The RC4650 supports a 64-bit system interface that is bus compat-
ible with the RC4700 system interface. In addition, the RC4650 supports
a 32-bit system interface mode, allowing the CPU to interface directly
with a lower cost memory system.
The RC64475 supports a 64-bit system interface that is bus compat-
ible with the RC4650 system interface.
The interface consists of a 64-bit Address/Data bus with 8 check bits
and a 9-bit command bus protected with parity. In addition, there are 8
handshake signals and 6 interrupt inputs. The interface has a simple
timing specification and is capable of transferring data between the
processor and memory at a peak rate of 1000MB/sec.
Figure 3 shows a typical system using the RC4650. In this example
two banks of DRAMs are used to supply and accept data with a
DDxxDD
data pattern.
The RC4650 clocking interface allows the CPU to be easily mated
with external reference clocks. The CPU input clock is the bus reference
clock, and can be between 50 and 125MHz (somewhat dependent on
maximum pipeline speed for the CPU).
An on-chip phase-locked-loop generates the pipeline clock from the
system interface clock by multiplying it up an amount selected at system
reset. Supported multipliers are values 2 through 8 inclusive, allowing
systems to implement pipeline clocks at significantly higher frequency
than the system interface clock.
!
!"
"
+
The 64-bit System Address Data (SysAD) bus is used to transfer
addresses and data between the RC4650 and the rest of the system. It
is protected with an 8-bit parity check bus, SysADC. When initialized for
32-bit operation, SysAD can be viewed as a 32-bit multiplexed bus, with
4 parity check bits.
The system interface is configurable to allow easier interfacing to
memory and I/O systems of varying frequencies. The bus frequency and
reference timing of the RC4650 are taken from the input clock. The rate
at which the CPU transmits data to the system interface is program-
mable via boot time mode control bits. The rate at which the processor
receives data is fully controlled by the external device. Therefore, either
a low cost interface requiring no read or write buffering or a faster, high
performance interface can be designed to communicate with the
RC4650. Again, the system designer has the flexibility to make these
price/performance trade-offs.
!
!"
"
""
+
The RC4650 interface has a 9-bit System Command (SysCmd) bus.
The command bus indicates whether the SysAD bus carries an address
or data. If the SysAD carries an address, then the SysCmd bus also indi-
cates what type of transaction is to take place (for example, a read or
write). If the SysAD carries data, then the SysCmd bus also gives infor-
mation about the data (for example, this is the last data word trans-
mitted, or the cache state of this data line is clean exclusive). The
SysCmd bus is bidirectional to support both processor requests and
external requests to the RC4650. Processor requests are initiated by the
RC4650 and responded to by an external device. External requests are
issued by an external device and require the RC4650 to respond.
Figure 3 Typical RC4650 System Architecture
RC4650
Memory I/O
Controller
Control
Address
SCSI
ENET
32 or 64
9
Boot
ROM
DRAM
(80ns)
32 or 64
2
11
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT79RV4650-267DP9 | 64-BIT, 267 MHz, RISC PROCESSOR, PQFP208 |
| IDT79RV4650-200DP8 | 64-BIT, 200 MHz, RISC PROCESSOR, PQFP208 |
| IDT79RV4650-133DP8 | 64-BIT, 133 MHz, RISC PROCESSOR, PQFP208 |
| IDT79RV4650-267DP8 | 64-BIT, 267 MHz, RISC PROCESSOR, PQFP208 |
| IDT79RV4650150DP | 64-BIT, 150 MHz, RISC PROCESSOR, PQFP208 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT79RV4650-267DP | 功能描述:IC MPU 64BIT W/DSP 267MHZ 208QFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤 |
| IDT79RV4700100DP | 制造商:Integrated Device Technology Inc 功能描述:64-BIT, 100 MHz, RISC PROCESSOR, PQFP208 |
| IDT79RV4700-100DP | 功能描述:IC MPU 64BIT RISC 100MHZ 208-QFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤 |
| IDT79RV4700-100GH | 功能描述:IC MPU 64BIT RISC 100MHZ 179-PGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤 |
| IDT79RV4700-133DP | 功能描述:IC MPU 64BIT RISC 133MHZ 208-QFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤 |
發(fā)布緊急采購，3分鐘左右您將得到回復。