參數(shù)資料
型號(hào): IDT79RV4650180DPI
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 微控制器/微處理器
英文描述: 64-BIT, 180 MHz, RISC PROCESSOR, PQFP208
封裝: 28 X 28 MM, 3.40 MM HEIGHT, PLASTIC, QFP-208
文件頁(yè)數(shù): 3/25頁(yè)
文件大?。?/td> 660K
代理商: IDT79RV4650180DPI
11 of 25
April 10, 2001
IDT79RC4650
Pin Descriptions
The following is a list of interface, interrupt, and miscellaneous pins available on the RC4650. Pins marked with one asterisk are active when low.
Pin Name
Type
Description
System interface:
ExtRqst*
Input
External request
Signals that the system interface needs to submit an external request.
Release*
Output
Release interface
Signals that the processor is releasing the system interface to slave state
RdRdy*
Input
Read Ready
Signals that an external agent can now accept a processor read.
WrRdy*
Input
Write Ready
Signals that an external agent can now accept a processor write request.
ValidIn*
Input
Valid Input
Signals that an external agent is now driving a valid address or data on the SysAD bus and a valid com-
mand or data identifier on the SysCmd bus.
ValidOut*
Output
Valid output
Signals that the processor is now driving a valid address or data on the SysAD bus and a valid command
or data identifier on the SysCmd bus.
SysAD(63:0)
Input/Output
System address/data bus
A 64-bit address and data bus for communication between the processor and an external agent.
SysADC(7:0)
Input/Output
System address/data check bus
An 8-bit bus containing parity check bits for the SysAD bus during data bus cycles.
SysCmd(8:0)
Input/Output
System command/data identifier bus
A 9-bit bus for command and data identifier transmission between the processor and an external agent.
SysCmdP
Input/Output
Reserved system command/data identifier bus parity
For the RC4650 this signal is unused on input and zero on output.
Clock/control interface:
MasterClock
Input
Master clock
Master clock input used as the system interface reference clock. All output timings are relative to this input
clock. Pipeline operation frequency is derived by multiplying this clock up by the factor selected during
boot initialization.
VCCP
Input
Quiet VCC for PLL
Quiet VCC for the internal phase locked loop.
VSSP
Input
Quiet VSS for PLL
Quiet VSS for the internal phase locked loop.
Interrupt interface:
Int*(5:0)
Input
Interrupt
Six general processor interrupts, bit-wise ORed with bits 5:0 of the interrupt register.
NMI*
Input
Non-maskable interrupt
Non-maskable interrupt, ORed with bit 6 of the interrupt register.
相關(guān)PDF資料
PDF描述
IDT79RV4650180MS 64-BIT, 180 MHz, RISC PROCESSOR, PQFP208
IDT79RV4650-133MS 64-BIT, 133 MHz, RISC PROCESSOR, PQFP208
IDT79RV4650200MS 64-BIT, 200 MHz, RISC PROCESSOR, PQFP208
IDT79RV4650100MSI 64-BIT, 100 MHz, RISC PROCESSOR, PQFP208
IDT79RV4700-150MS 64-BIT, 150 MHz, RISC PROCESSOR, PQFP208
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT79RV4650-200DP 功能描述:IC MPU 64BIT W/DSP 200MHZ 208QFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點(diǎn):- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA(25x25) 包裝:托盤
IDT79RV4650-267DP 功能描述:IC MPU 64BIT W/DSP 267MHZ 208QFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點(diǎn):- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA(25x25) 包裝:托盤
IDT79RV4700100DP 制造商:Integrated Device Technology Inc 功能描述:64-BIT, 100 MHz, RISC PROCESSOR, PQFP208
IDT79RV4700-100DP 功能描述:IC MPU 64BIT RISC 100MHZ 208-QFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點(diǎn):- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA(25x25) 包裝:托盤
IDT79RV4700-100GH 功能描述:IC MPU 64BIT RISC 100MHZ 179-PGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點(diǎn):- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA(25x25) 包裝:托盤