- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9671 > IDT82V3012PVG (IDT, Integrated Device Technology Inc)IC PLL WAN T1/E1/OC3 DUAL 56SSOP PDF資料下載
參數(shù)資料
| 型號： | IDT82V3012PVG |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 31/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PLL WAN T1/E1/OC3 DUAL 56SSOP |
| 標(biāo)準(zhǔn)包裝： | 26 |
| 類型： | 時鐘/頻率發(fā)生器，多路復(fù)用器 |
| PLL： | 是 |
| 主要目的： | 以太網(wǎng)，SONET/SDH，Stratum，T1/E1/OC3 |
| 輸入： | 時鐘 |
| 輸出： | CMOS，LVDS，TTL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:12 |
| 差分 - 輸入:輸出： | 無/是 |
| 頻率 - 最大： | 32.768MHz |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 56-BSSOP（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 56-SSOP |
| 包裝： | 管件 |
| 其它名稱： | 800-1998-5 82V3012PVG IDT82V3012PVG-ND |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當(dāng)前第31頁第32頁
Pin Description
8
February 6, 2009
IDT82V3012
T1/E1/OC3 WAN PLL WITH DUAL REFERENCE INPUTS
C19POS
C19NEG
(LVDS) O
21
22
19.44 MHz Clock Output (LVDS Level).
This pair of outputs is used for OC3/STS3 applications.
C19o
(CMOS) O
43
19.44 MHz Clock Output (CMOS Level).
This output is used for OC3/STS3 applications.
C32o
(CMOS) O
25
32.768 MHz Clock Output.
This output is a 32.768 MHz clock used for ST-BUS operation.
C16o
(CMOS) O
24
16.384 MHz Clock Output.
This output is a 16.384 MHz clock used for ST-BUS operation.
C8o
(CMOS) O
23
8.192 MHz Clock Output.
This output is an 8.192 MHz clock used for ST-BUS operation.
C4o
(CMOS) O
20
4.096 MHz Clock Output.
This output is a 4.096 MHz clock used for ST-BUS operation.
C2o
(CMOS) O
17
2.048 MHz Clock Output.
This output is a 2.048 MHz clock used for ST-BUS operation.
C3o
(CMOS) O
16
3.088 MHz Clock Output.
This output is used for T1 applications.
C1.5o
(CMOS) O
15
1.544 MHz Clock Output.
This output is used for T1 applications.
C6o
(CMOS) O
14
6.312 MHz Clock Output.
This output is used for DS2 applications.
C2/C1.5
(CMOS) O
54
2.048 MHz or 1.544 MHz Clock Output.
This output is a 2.048 MHz or 1.544 MHz clock signal. If the selected reference input (Fref0 or Fref1) is 8 kHz, 2.048
MHz, or 19.44 MHz, the C2/C1.5 pin will output a 2.048 MHz clock signal. If the frequency of the selected reference
input (Fref0 or Fref1) is 1.544 MHz, the C2/C1.5 pin will output a 1.544 MHz clock signal. Refer to Table - 5 for
details.
F19o
(CMOS) O
49
8 kHz Frame Signal with 19.44 MHz Pulse Width.
This output is used for OC3/STS3 applications.
F32o
(CMOS) O
40
Frame Pulse ST-BUS 8.192 Mb/s.
This is an 8 kHz 30 ns active low framing pulse, which marks the beginning of an ST-BUS frame. This framing signal
is typically used for ST-BUS operation at 8.192 Mb/s.
F16o
(CMOS) O
39
Frame Pulse ST-BUS 8.192 Mb/s.
This is an 8 kHz 61 ns active low framing pulse, which marks the beginning of an ST-BUS frame. This framing signal
is typically used for ST-BUS operation at 8.192 Mb/s.
F8o
(CMOS) O
36
Frame Pulse.
This is an 8 kHz 122 ns active high framing pulse, which marks the beginning of a frame.
F0o
(CMOS) O
33
Frame Pulse ST-BUS 2.048 Mb/s.
This is an 8 kHz 244 ns active low framing pulse, which marks the beginning of an ST-BUS frame. This framing
signal is typically used for ST-BUS operation at 2.048 Mb/s and 4.096 Mb/s.
RSP
(CMOS) O
41
Receive Sync Pulse.
This is an 8 kHz 488 ns active high framing pulse, which marks the beginning of a ST-BUS frame. This framing
signal is typically used to connect to the Siemens MUNICH-32 device.
TSP
(CMOS) O
42
Transmit Sync Pulse.
This is an 8 kHz 488 ns active high framing pulse, which marks the beginning of an ST-BUS frame. This framing is
typically used to connect to the Siemens MUNICH-32 device.
TDO
(CMOS) O
29
Test Serial Data Out.
JTAG serial data is output on this pin on the falling edge of TCK. This pin is held in high impedance state when
JTAG scan is not enabled.
TDI
I32
Test Serial Data In.
JTAG serial test instructions and data are shifted in on this pin. This pin is internally pulled up to VDDD.
TRST
I30
Test Reset.
Asynchronously initializes the JTAG TAP controller by putting it in the Test-Logic-Reset state. This pin is internally
pulled up to VDDD. It is connected to the ground for normal applications.
TCK
I28
Test Clock.
Provides the clock for the JTAG test logic.
TMS
I31
Test Mode Select.
JTAG signal that controls the state transitions of the TAP controller. This pin is internally pulled up to VDDD.
Name
Type
Pin Number
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT5T940-30NLGI | IC CLK GENERATOR PREC 28-VFQFPN |
| VE-J53-MX-F4 | CONVERTER MOD DC/DC 24V 75W |
| IDT82V3001APVG | IC PLL WAN W/SGL REF INP 56SSOP |
| VE-B40-MW-F3 | CONVERTER MOD DC/DC 5V 100W |
| ICS874005AG-04LF | IC PCI EXPRSS/JITT ATTEN 24TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT82V3012PVG8 | 功能描述:IC PLL WAN T1/E1/OC3 DUAL 56SSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| IDT82V3155 | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:ENHANCED T1/E1/OC3 WAN PLL WITH DUAL REFERENCE INPUTS |
| IDT82V3155PV | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:ENHANCED T1/E1/OC3 WAN PLL WITH DUAL REFERENCE INPUTS |
| IDT82V3155PVG | 功能描述:IC PLL WAN T1/E1/OC3 DUAL 56SSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| IDT82V3155PVG8 | 功能描述:IC PLL WAN T1/E1/OC3 DUAL 56SSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。