參數(shù)資料
型號(hào)： IDT82V3280PFG
廠商： INTEGRATED DEVICE TECHNOLOGY INC
元件分類(lèi)： 通信及網(wǎng)絡(luò)
英文描述： WAN PLL
中文描述： SPECIALTY TELECOM CIRCUIT, PQFP100
封裝： GREEN, TQFP-100
文件頁(yè)數(shù)： 4/167頁(yè)
文件大?。?/td> 1039K
代理商： IDT82V3280PFG
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)
Table of Contents
4
June 19, 2006
IDT82V3280
WAN PLL
3.10.1.3.1 Temp-Holdover Mode .................................................................................................................................... 34
3.10.1.4 Lost-Phase Mode ............................................................................................................................................................. 34
3.10.1.5 Holdover Mode ................................................................................................................................................................. 34
3.10.1.5.1 Automatic Instantaneous ............................................................................................................................... 35
3.10.1.5.2 Automatic Slow Averaged ............................................................................................................................. 35
3.10.1.5.3 Automatic Fast Averaged .............................................................................................................................. 35
3.10.1.5.4 Manual ........................................................................................................................................................... 35
3.10.1.5.5 Holdover Frequency Offset Read .................................................................................................................. 35
3.10.1.6 Pre-Locked2 Mode ........................................................................................................................................................... 35
3.10.2 T4 DPLL Operating Mode .............................................................................................................................................................. 35
3.10.2.1 Free-Run Mode ................................................................................................................................................................ 35
3.10.2.2 Locked Mode .................................................................................................................................................................... 35
3.10.2.3 Holdover Mode ................................................................................................................................................................. 35
3.11 T0 / T4 DPLL OUTPUT .................................................................................................................................................................................37
3.11.1 PFD Output Limit ............................................................................................................................................................................ 37
3.11.2 Frequency Offset Limit .................................................................................................................................................................. 37
3.11.3 PBO (T0 only) ................................................................................................................................................................................. 37
3.11.4 Phase Offset Selection (T0 only) .................................................................................................................................................. 37
3.11.5 Four Paths of T0 / T4 DPLL Outputs ............................................................................................................................................. 37
3.11.5.1 T0 Path ............................................................................................................................................................................. 37
3.11.5.2 T4 Path ............................................................................................................................................................................. 38
3.12 T0 / T4 APLL .................................................................................................................................................................................................39
3.13 OUTPUT CLOCKS & FRAME SYNC SIGNALS ...........................................................................................................................................39
3.13.1 Output Clocks ................................................................................................................................................................................. 39
3.13.2 Frame SYNC Output Signals ......................................................................................................................................................... 42
3.14 MASTER / SLAVE CONFIGURATION .........................................................................................................................................................44
3.15 INTERRUPT SUMMARY ...............................................................................................................................................................................45
3.16 T0 AND T4 SUMMARY .................................................................................................................................................................................45
3.17 POWER SUPPLY FILTERING TECHNIQUES .............................................................................................................................................46
4 TYPICAL APPLICATION .................................................................................................................................................47
4.1
MASTER / SLAVE APPLICATION ...............................................................................................................................................................47
5 MICROPROCESSOR INTERFACE ..................................................................................................................................48
5.1
EPROM MODE ..............................................................................................................................................................................................49
5.2
MULTIPLEXED MODE ..................................................................................................................................................................................50
5.3
INTEL MODE .................................................................................................................................................................................................52
5.4
MOTOROLA MODE ......................................................................................................................................................................................54
5.5
SERIAL MODE ..............................................................................................................................................................................................56
6 JTAG ................................................................................................................................................................................58
7 PROGRAMMING INFORMATION ....................................................................................................................................59
7.1
REGISTER MAP ............................................................................................................................................................................................59
7.2
REGISTER DESCRIPTION ...........................................................................................................................................................................65
7.2.1
Global Control Registers ............................................................................................................................................................... 65
7.2.2
Interrupt Registers ......................................................................................................................................................................... 74
7.2.3
Input Clock Frequency & Priority Configuration Registers ....................................................................................................... 79
7.2.4
Input Clock Quality Monitoring Configuration & Status Registers ......................................................................................... 102
7.2.5
T0 / T4 DPLL Input Clock Selection Registers ........................................................................................................................... 116
7.2.6
T0 / T4 DPLL State Machine Control Registers ......................................................................................................................... 120
7.2.7
T0 / T4 DPLL & APLL Configuration Registers .......................................................................................................................... 122
7.2.8
Output Configuration Registers .................................................................................................................................................. 136
7.2.9
PBO & Phase Offset Control Registers ...................................................................................................................................... 146
7.2.10 Synchronization Configuration Registers ................................................................................................................................. 148
8 THERMAL MANAGEMENT ...........................................................................................................................................149
8.1
JUNCTION TEMPERATURE ......................................................................................................................................................................149
相關(guān)PDF資料
PDF描述
IDT82V3288 WAN PLL
IDT82V3288BC WAN PLL
IDT82V3288BCG WAN PLL
IDT85304-01 LOW SKEW, 1-TO-5 DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER
IDT85304 LOW SKEW, 1-TO-5 DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT82V3280PFG8 功能描述:IC PLL WAN SE STRATUM 2 100-TQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專(zhuān)用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類(lèi)型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱(chēng):93786AFT
IDT82V3280PFGBLANK 制造商:IDT 制造商全稱(chēng):Integrated Device Technology 功能描述:WAN PLL
IDT82V3285 制造商:IDT 制造商全稱(chēng):Integrated Device Technology 功能描述:WAN PLL
IDT82V3285AEQG 功能描述:IC PLL WAN SE STRATUM 100TQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專(zhuān)用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類(lèi)型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱(chēng):93786AFT
IDT82V3285AEQG8 制造商:Integrated Device Technology Inc 功能描述:IC PLL WAN SE STRATUM 100TQFP
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*