參數(shù)資料
型號(hào): IDT89HPES16NT2ZBBCG
廠商: IDT, Integrated Device Technology Inc
文件頁(yè)數(shù): 23/29頁(yè)
文件大?。?/td> 0K
描述: IC PCI SW 16LANE 2PORT 484-CABGA
標(biāo)準(zhǔn)包裝: 60
系列: PRECISE™
類(lèi)型: PCI Express 開(kāi)關(guān) - Gen1
應(yīng)用: 服務(wù)器,儲(chǔ)存,通信,嵌入式,消費(fèi)品
安裝類(lèi)型: 表面貼裝
封裝/外殼: 484-BGA
供應(yīng)商設(shè)備封裝: 484-CABGA(23x23)
包裝: 托盤(pán)
其它名稱(chēng): 89HPES16NT2ZBBCG
3 of 29
January 5, 2009
IDT 89HPES16NT2 Data Sheet
Figure 2 PCIe System Interconnect Architecture Block Diagram
Pin Description
The following tables list the functions of the pins provided on the PES16NT2. Some of the functions listed may be multiplexed onto the same pin.
The active polarity of a signal is defined using a suffix. Signals ending with an “N” are defined as being active, or asserted, when at a logic zero (low)
level. All other signals (including clocks, buses, and select lines) will be interpreted as being active, or asserted, when at a logic one (high) level.
Signal
Type
Name/Description
PEALREV
I
PCI Express Port A Lane Reverse. When this bit is asserted, the lanes of
PCI Express Port A are reversed. This value may be overridden by modify-
ing the value of the PALREV bit in the PA_SWCTL register.
PEARP[7:0]
PEARN[7:0]
I
PCI Express Port A Serial Data Receive. Differential PCI Express receive
pairs for port A.
PEATP[7:0]
PEATN[7:0]
O
PCI Express Port A Serial Data Transmit. Differential PCI Express trans-
mit pairs for port A
PECLREV
I
PCI Express Port C Lane Reverse. When this bit is asserted, the lanes of
PCI Express Port C are reversed. This value may be overridden by modify-
ing the value of the PCLREV bit in the PA_SWCTL register.
PECRP[7:0]
PECRN[7:0]
I
PCI Express Port C Serial Data Receive. Differential PCI Express receive
pairs for port C.
PECTP[7:0]
PECTN[7:0]
O
PCI Express Port C Serial Data Transmit. Differential PCI Express trans-
mit pairs for port C
PEREFCLKP[1:0]
PEREFCLKN[1:0]
I
PCI Express Reference Clock. Differential reference clock pair input. This
clock is used as the reference clock by on-chip PLLs to generate the clocks
required for the system logic and on-chip SerDes. The frequency of the dif-
ferential reference clock is determined by the REFCLKM signal.
REFCLKM
I
PCI Express Reference Clock Mode Select. These signals select the fre-
quency of the reference clock input.
0x0 - 100 MHz
0x1 - 125 MHz
Table 1 PCI Express Interface Pins
PES16NT2
CPU
PCIe System Interconnect Switch
PES16NT2
CPU
PES16NT2
CPU
Embedded
FC
CPU
Embedded
SATA / SAS
CPU
Embedded
GbE / 10GigE
CPU
相關(guān)PDF資料
PDF描述
IDT89HPES24NT3ZBBXG IC PCI SW 24LANE 3PORT 420-SBGA
IDT89HPES32T8ZHBXG IC PCI SW 32LANE 8PORT 500-SBGA
IDT89HPES8NT2ZBBCG IC PCI SW 8LANE 2PORT 324-CABGA
IDT89HPES8T5ZHBCG IC PCI SW 8LANE 5PORT 324-BGA
IDTAMB0780L4RJ IC MEMORY BUFFER ADV DIMM 655BGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT89HPES16NT2ZBBCG8 功能描述:IC PCI SW 16LANE 2PORT 484-CABGA RoHS:是 類(lèi)別:集成電路 (IC) >> 專(zhuān)用 IC 系列:PRECISE™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類(lèi)型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類(lèi)型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA(27x27) 包裝:散裝
IDT89HPES16T16ZABL 功能描述:IC PCI SW 16LANE 16PORT 1156BGA RoHS:否 類(lèi)別:集成電路 (IC) >> 專(zhuān)用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類(lèi)型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類(lèi)型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA(27x27) 包裝:散裝
IDT89HPES16T4AG2ALGI 制造商:Integrated Device Technology Inc 功能描述:IC PCIE SW 16LANE 4PORT 324BGA
IDT89HPES16T4AG2ALGI8 制造商:Integrated Device Technology Inc 功能描述:IC PCIE SW 16LANE 4PORT 324BGA
IDT89HPES16T4AG2ZBAL 功能描述:IC PCI SW 16LANDE 4PORT 324FCBGA RoHS:否 類(lèi)別:集成電路 (IC) >> 專(zhuān)用 IC 系列:PRECISE™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類(lèi)型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類(lèi)型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA(27x27) 包裝:散裝