參數(shù)資料
型號(hào): IDTCV141PAG8
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 時(shí)鐘及定時(shí)
英文描述: CV141 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48
封裝: GREEN, TSSOP-48
文件頁數(shù): 8/10頁
文件大小: 81K
代理商: IDTCV141PAG8
COMMERCIALTEMPERATURERANGE
IDTCV141
1-TO-8DIFFERENTIALCLOCKBUFFER
7
DIF AC TIMING CHARACTERISTICS
PLL Bandwidth and Peaking
Symbol
Parameter
Min
Typ
Max
Units
TPROP,PLL
SRC_IN to DIF Propagation Delay, PLL Mode(1)
-250
250
ps
TPROP,BYPASS
SRC_IN to DIF Propagation Delay, Bypass Mode(1)
2.5
4.5
ns
TSKEW
DIF_[7:0] Pin to Pin Skew(1)
250
ps
PLLbandwidth
HIGH_BW#=0 (high bandwidth)(1)
2
3
4
MHz
PLLbandwidth
HIGH_BW#=1 (low bandwidth)(1)
0.7
1
1.4
MHz
PLL Peaking
PLL Peaking(1,2)
—1
3
dB
TCCJITTER
Cycle to Cycle Jitter(1)
——
50
pS
Duty cycle
PLL Mode(1)
45
55
%
Duty cycle
Bypass (assume input is 50%)(1)
40
60
%
OUTPUTCONTROL
Symbol
Parameter
Min
Typ
Max
Units
TDRIVE_PWRDWN
CLK driven from PD De_Assertion
300
μs
TACTIVE_PWRDWN
CLK Toggling from PD De_Assertion
1
ms
TACTIVE_OE
CLK toggling from OE_[7:0] Assertion
2
6
Clock Periods
TINACTIVE_OE
CLK Tri-stated from OE_[7:0] De_Assertion
2
6
Clock Periods
PWRDWN (OE_INV = 0)
The PWRDWN signal is a de-bounced signal in that its state must remain unchanged
during two consecutive rising edges of DIF# to be recognized as a valid assertion or
de-assertion.
PWRDWN
DIF
DIF#
1
Normal
0
Iref*2 or Float
Float
SRC_STOP (OE_INV = 0)
The SRC_STOP signal is a de-bounced signal in that its state must remain unchanged
during two consecutive rising edges of DIF# to be recognized as a valid assertion or de-
assertion.
SRC_STOP
DIF
DIF#
1
Normal
0
Iref*6 or Float
Float
PWRDWN (OE_INV = 1)
PWRDWN
DIF
DIF#
1
Iref*2 or Float
Float
0
Normal
SRC_STOP (OE_INV = 1)
SRC_STOP
DIF
DIF#
1
Iref*6 or Float
Float
0
Normal
NOTES:
1.
This parameter is guaranteed by design, but not 100% production tested.
2.
Measured at 3dB downpoint.
相關(guān)PDF資料
PDF描述
IDTCV143PYG8 CV143 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28
IDTQS3126DC 4-BIT DRIVER, TRUE OUTPUT, PDSO14
IDTQS316209PV8 DUAL 9-BIT EXCHANGER, TRUE OUTPUT, PDSO48
IDTQS316209PV DUAL 9-BIT EXCHANGER, TRUE OUTPUT, PDSO48
IDTQS316212PA8 316212 SERIES, 12 2-BIT EXCHANGER, TRUE OUTPUT, PDSO56
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDTCV141PVG 功能描述:IC CLK BUFFER 1-8 DIFF 48-SSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時(shí)鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時(shí)鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP (0.240",6.10mm 寬) 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件
IDTCV141PVG8 功能描述:IC CLK BUFFER 1-8 DIFF 48-SSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時(shí)鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時(shí)鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP (0.240",6.10mm 寬) 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件
IDTCV142PAG 功能描述:IC FLEXPC CLK PROGR P4 56-TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:FlexPC™ 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT
IDTCV142PAG8 功能描述:IC FLEXPC CLK PROGR P4 56-TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:FlexPC™ 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時(shí)鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時(shí)鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP (0.240",6.10mm 寬) 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件
IDTCV144 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR