- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄360850 > IMIB9940 Clocks and Buffers PDF資料下載
參數(shù)資料
| 型號(hào)： | IMIB9940 |
| 英文描述： | Clocks and Buffers |
| 中文描述： | 時(shí)鐘和緩沖器 |
| 文件頁(yè)數(shù)： | 3/7頁(yè) |
| 文件大?。?/td> | 39K |
| 代理商： | IMIB9940 |
B9940L
2.5V / 3.3V, 200 MHz, 1:18 Clock Distribution Buffer
Cypress Semiconductor Corporation
525 Los Coches St.
Milpitas, CA 95035. Tel: 408-263-6300, Fax: 408-263-6571
http://www.cypress.com
Document#: 38-07105 Rev. **
5/24/2001
Page 3 of 7
Maximum Ratings
Maximum Input Voltage Relative to VSS: VSS - 0.3V
Maximum Input Voltage Relative to VDD: VDD + 0.3V
Storage Temperature:
Operating Temperature:
Maximum ESD protection
Maximum Power Supply:
Maximum Input Current:
-65
°
C to + 150
°
C
-40
°
C to +85
°
C
2kV
5.5V
±
20mA
This device contains circuitry to protect the inputs
against damage due to high static voltages or electric
field; however, precautions should be taken to avoid
application of any voltage higher than the maximum
rated voltages to this circuit. For proper operation, Vin
and Vout should be constrained to the range:
VSS<(Vin or Vout)<VDD
Unused inputs must always be tied to an appropriate
logic voltage level (either VSS or VDD).
DC Parameters
Characteristic
Input Low Voltage
Input High Voltage
Symbol
VIL
VIH
Min
VSS
2.0
Typ
Max
Units
Conditions
All other inputs
0.8
VDD
V
All other inputs
Input Low Current (@VIL = VSS)
Input High Current (@VIL =VDD)
Peak-to-Peak Input Voltage
PECL_CLK
Common Mode Range
PECL_CLK
IIL
1
IIH
1
VPP
-200
200
1000
μA
μA
mV
500
VDD-
1.4
VDD-
1.0
-
VDD-
0.6
VDD-
0.6
0.5
VDD = 3.3V
VCMR
2
-
V
VDD = 2.5V
Output Low Voltage
Output High Voltage
VOL
3
VOH
3
V
V
IOL = 20mA
2.4
1.8
-
IOH = -20mA, VDDC = 3.3V
IOH = -20mA, VDDC = 2.5V
Quiescent Supply Current
Output Impedance
Input Capacitance
IDD
Zout
Cin
2
23
4
5
28
-
mA
pF
18
-
VDD = 3.3V
±
5% or 2.5V
±
5%, VDDC = 3.3V
±
5% or 2.5V
±
5%, TA = -40
°
C to +85
°
C
Note 1:
Inputs have pull-up/pull-down resistors that effect input current.
Note 2:
The VCMR is the difference from the most positive side of the differential input signal. Normal operation is
obtained when the “High” input is within the VCMR range and the input lies within the VPP specification.
Note 3:
Driving series or parallel terminated 50
(or 50
to VDD/2) transmission lines.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IMIB9946 | Clocks and Buffers |
| IMIB9948 | Clocks and Buffers |
| IMIC9530 | Clocks and Buffers |
| IMIC9531 | Clocks and Buffers |
| IMIC9630 | Clocks and Buffers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IMIB9940LBL | 制造商:Cypress Semiconductor 功能描述:Clock Driver 2-IN 32-Pin TQFP 制造商:Rochester Electronics LLC 功能描述:CLOCK BUFFER.18 OUTPUTS, 200MHZ, 2.5V . - Bulk |
| IMIB9940LBLT | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:2.5V or 3.3V, 200-MHz, 1:18 Clock Distribution Buffer |
| IMIB9946 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Clocks and Buffers |
| IMIB9946CA | 制造商:Cypress Semiconductor 功能描述:Logic ICS, 3.3V, 160MHz, 1:10 Clock Distribution Buffer 制造商:Rochester Electronics LLC 功能描述:CLOCK BUFFER.18 OUTPUTS, 160MHZ, 3.3V . - Bulk |
| IMIB9947CA | 制造商:Cypress Semiconductor 功能描述:Logic ICS, 3.3V, 160MHz, 1:9 Clock Distribution Buffer |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。