- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377496 > INTEL386 CXSB (Intel Corp.) Low-Voltage, 32-Bit, Fully Static Embedded Microprocessor(低電壓32位完全靜態(tài)嵌入式微處理器) PDF資料下載
參數(shù)資料
| 型號(hào)： | INTEL386 CXSB |
| 廠商： | Intel Corp. |
| 英文描述： | Low-Voltage, 32-Bit, Fully Static Embedded Microprocessor(低電壓32位完全靜態(tài)嵌入式微處理器) |
| 中文描述： | 低電壓，32位，全靜態(tài)嵌入式微處理器（低電壓32位完全靜態(tài)嵌入式微處理器） |
| 文件頁(yè)數(shù)： | 6/19頁(yè) |
| 文件大?。?/td> | 242K |
| 代理商： | INTEL386 CXSB |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)
Intel386 CXSB EMBEDDED MICROPROCESSOR
6
ERROR#
I
36
Error
indicates that the math coprocessor has an error condi-
tion.
Float
forces all bidirectional and output signals, including
HLDA, to a high-impedance state.
Bus Hold Acknowledge
indicates that the CPU has surren-
dered control of its local bus to another bus master.
Bus Hold Request
allows another bus master to request con-
trol of the local bus.
Interrupt Request
is a maskable input that causes the CPU
to suspend execution of the current program and then exe-
cute an interrupt acknowledge cycle.
Bus Lock
prevents other system bus masters from gaining
control of the system bus while it is active (low).
Memory/IO
indicates whether the current bus cycle is a mem-
ory cycle or an input/output cycle. When M/IO# is high, the
bus cycle is a memory cycle; when M/IO# is low, the bus cycle
is an I/O cycle.
Next Address
requests address pipelining.
No Connection
should always be left unconnected. Connect-
ing a NC pin may cause the processor to malfunction or cause
your application to be
incompatible with future steppings of
the device.
Nonmaskable Interrupt Request
is a nonmaskable input
that causes the CPU to suspend execution of the current pro-
gram and execute an interrupt acknowledge function.
Processor Extension Request
indicates that the math
coprocessor has data to transfer to the processor.
Bus Ready
indicates that the current bus cycle is finished and
the external device is ready to accept more data from the pro-
cessor.
Reset
suspends any operation in progress and places the
processor into a known reset state.
FLT#
I
28
HLDA
O
3
HOLD
I
4
INTR
I
40
LOCK#
O
26
M/IO#
O
23
NA#
NC
I
6
20, 27, 29–31
NMI
I
38
PEREQ
I
37
READY#
I
7
RESET
I
33
Table 2. Pin Descriptions
(Continued)
Symbol
Type
Pin
Name and Function
NOTES:
1. This pin supports the additional features of the Intel386 CXSB microprocessor; it is not present on the Intel386 SX microprocessor.
2. The A25:24 pins support the additional features of the Intel386 CXSB microprocessor; they are not present on the Intel386 SX micropro-
cessor.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| intel386 DX | 32-Bit CHMOS Microprocessor With Integrated Memory Management(32位CHMOS 微處理器帶集成存儲(chǔ)管理) |
| Intel386 EX | Highly Integrated, 32-Bit, Fully Static Embedded Micropocessor(32位高集成完全靜態(tài)嵌入式微處理器) |
| INTEL386 SXSA | 5-V 32-Bit Fully Static Embedded Microprocessor(5V，32位完全靜態(tài)嵌入式微處理器) |
| intel386 SX | 32-Bit CPU With a 16-Bit External Data Bus And a 24-bit External Address Bus(帶16位內(nèi)部數(shù)據(jù)總線和24位內(nèi)部地址總線32位微處理器) |
| INTEL386 | Intel386 EX Embedded Microprocessor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| INTEL386SX | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:MICROPROCESSOR |
| INTEL387 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel387TM SX MATH COPROCESSOR |
| INTEL387DX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Intel387 DX - MATH COPROCESSOR |
| INTEL387SX | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel387 SX - MATH COPROCESSOR |
| INTEL387TMDX | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel387TM DX MATH COPROCESSOR |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。