- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377542 > IS23SC1604 (Integrated Silicon Solution, Inc.) Low-Cost, Low-Power, Highly Secured 16K Bits (2K x 8) Serial EEPROM(低價值，低功耗，高可靠性16K位串行EEPROM) PDF資料下載
參數(shù)資料
| 型號： | IS23SC1604 |
| 廠商： | Integrated Silicon Solution, Inc. |
| 英文描述： | Low-Cost, Low-Power, Highly Secured 16K Bits (2K x 8) Serial EEPROM(低價值，低功耗，高可靠性16K位串行EEPROM) |
| 中文描述： | 低成本，低功耗，高度安全的16K的位（2K × 8）串行EEPROM（低價值，低功耗，高可靠性16K的位串行EEPROM的） |
| 文件頁數(shù)： | 4/18頁 |
| 文件大?。?/td> | 76K |
| 代理商： | IS23SC1604 |
IS23SC1604
4
Integrated Silicon Solution, Inc. — 1-800-379-4774
ADVANCE INFORMATION
NV002-0D
01/19/99
ISSI
IS23SC1604 OPERATIONS
Power-On Reset (POR)
When the supply voltage is first applied to the device, the
device initiates POR. All the internal flags are clear (refer to
Definition of IS23SC1604 Internal Flags ), and the internal
address counter is reset to zero.
Reset
With CLK LOW, a HIGH-to-LOW transition at RST resets
the address counter to zero. After the falling edge of RST,
the device outputs the first bit of the memory on I/O pin. The
reset operation will have no effect on any internal flags (see
Figure 3).
Addressing
Addressing is handled by an internal address counter which
is incremented on the falling edge of CLK. When the counter
continues to increment past 16383, the counter will roll over
back to zero. The counter can also be cleared to zero by the
reset operation.
Read
If read access to a memory bit is enabled, the state of the
bit can be read out of the device by incrementing the
address counter to the bit location. The device outputs the
state of the read bit on the I/O pin after the falling edge of
the last clock pulse that increments the address counter to
the read bit location. However, if the read access to the
memory bit is inhibited, the state of the data bit will not be
output and the I/O pin will be placed in high-impedance
state ‘1’ (see Figure 4).
Compare
Compare operation allows users to input the security/erase
key code for the security/erase key code validation for read/
write/erase access to protected application zones (refer to
Security/Erase Key Code Validation Operation).
The compare operation latches the user’s input Security/
Erase Key bit into the device at the rising edge of CLK and
the bit comparison is performed on the next falling edge of
CLK. The compare and read operations are executed in the
same manner. The device distinguishes between the two
operations by testing the address counter for security/erase
key code location and the state of corresponding security/
erase key code valid comparison flag (see Figure 5).
Write
If write access to a memory bit is enabled, the content of the
bit can be written over with a ‘0’ value by performing the
following sequence: select PGM (logic HIGH state), input ‘0’
on the I/O pin, change CLK from LOW-to-HIGH, deselect
PGM (logic LOW state), wait for 5 ms programming delay,
and then bring CLK down from HIGH-to-LOW to complete
the write operation. The new state of the bit will be output at
the end of the write operation after the falling edge of CLK
for data verification (see Figure 6).
Erase
If erase access to a memory bit is enabled, the content of the
bit can be written over with a ‘1’ value with the erase
operation. Although erase is performed on single bits, the
erase operation writes FFH to the whole byte which contains
the erased bits because the memory is organized into 8-bit
bytes. The erase operation can be executed by performing
the following sequence: select PGM (logic HIGH state),
input ‘1’ on the I/O pin, change CLK from LOW-to-HIGH,
deselect PGM (logic LOW state), wait for 5 msec
programming delay, and then bring CLK down from HIGH-
to-LOW to complete the erase operation. The new state of
the bit will be output at the end of the erase operation after
the falling edge of CLK for data verification (see Figure 6).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IS23SC4418 | 1024 x 8 Bits of EEPROM With Programmable Write Protection For Each Byte.(1024 x 8位，每個字節(jié)帶可編程寫保護(hù)的EEPROM) |
| IS23SC4428 | 1024 x 8 Bits of EEPROM With Programmable Write Protection For Each Byte And Two Bytes of Programmable Security Code(1024 x 8位，每個字節(jié)帶可編程寫保護(hù)，2字節(jié)可編程安全密碼的EEPROM) |
| IS24C01-2G | 1K-bit/2K-bit/4K-bit/8K-bit/16K-bit 2-WIRE SERIAL CMOS EEPROM |
| IS24C01-2P | 1K-bit/2K-bit/4K-bit/8K-bit/16K-bit 2-WIRE SERIAL CMOS EEPROM |
| IS24C02-2SI | 1K-bit/2K-bit/4K-bit/8K-bit/16K-bit 2-WIRE SERIAL CMOS EEPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IS23SC1604-P | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:16-KBIT SECURED SERIAL EEPROM |
| IS23SC1604-PI | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:16-KBIT SECURED SERIAL EEPROM |
| IS23SC1604-X2 | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:16-KBIT SECURED SERIAL EEPROM |
| IS23SC1604-X2I | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:16-KBIT SECURED SERIAL EEPROM |
| IS23SC1604-X3 | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:16-KBIT SECURED SERIAL EEPROM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。