
ISSI
IS24C01-3
Integrated Silicon Solution, Inc.
ADVANCE INFORMATION
EE013-0A
04/17/98
3
Page Write
The IS24C01-3 is capable of 8-byte page- WRITE operation.
A page-WRITE is initiated in the same manner as a byte
write, but instead of terminating the internal write cycle
after the first data word is transfered, the master device
can transmit up to 7 more words. After the receipt of each
data word, the IS24C01-3 responds immediately with an
ACKnowledge on SDA line, and the three lower order data
word address bits are internally incremented by one while
the higher order bits of the data word address remain
constant. If the master device should transmit more than 8
words, prior to issuing the STOP condition, the address
counter will “roll over,” and the previously written data will
be overwritten. All inputs are disabled until completion of
the internal WRITE cycle. (Refer to Figure 6. Write Operation
for the Address, ACKnowledge, and Data Transfer
Sequence.)
Acknowledge Polling
Once the internal write cycle has started and the
IS24C01-3 inputs are disabled, acknowledge polling can
be initiated. This involves sending a start condition followed
by the Device Addressing Byte. The read/write bit is
representive of the operation desired. Only if the internal
write cycle has been completed will the IS24C01-3 respond
with an acknowledge on the SDA bus allowing the read or
write sequence to continue.
READ OPERATION
READ operations are initiated in the same manner as
WRITE operations, except that the read/write bit of the
device addressing byte is set to “1”. There are three READ
operation options: current address read, random address
read and sequential read.
Current Address Read
The IS24C01-3 contains an internal address counter which
maintains the address of the last data word accessed,
incremented by one. For example, if the previous operation
either a read or write operation addressed to the address
location n, the internal address counter would address to
address location n+1. When the IS24C01-3 receives the
Device Addressing Byte with a READ operation (read/
write bit set to “1”), it will respond an ACKnowledge and
transmit the 8-bit data word stored at address location n+1.
If the Current Address READ operation only accesses a
single byte of data, the master device terminates the
Current Address READ operation by pulling ACKnowledge
HIGH (lack of ACKnowledge) indicating the last data word
to be read, followed by a STOP condition.
(Refer to Figure 7. Current Address Read Diagram.)
DEVICE OPERATION
START and STOP Conditions
Both SDA and SCL lines remain HIGH when the SDA bus
is not busy. A HIGH-to-LOW transition of SDA line, while
SCL is HIGH, is defined as the START condition. A LOW-
to-High transition of SDA line, while SCL is HIGH, is
defined as STOP condition. (Refer to Figure 3. Start and
Stop Conditions.)
Data Validity Protocol
One data bit is transferred during each clock cycle. The
data on the SDA line must remain stable during the HIGH
period of the clock cycle, because changes on SDA line
during the SCL HIGH period will be interpreted as START
or STOP control signals. (Refer to Figure 4. Data Validity
Protocol.)
Device Addressing Byte Definitions
The most significant four bits of Device Addressing Byte
(Bit 7 to Bit 4) are defined as the device type identifier. For
IS24C01-3, this is fixed as 1010. The next three significant
address bits (Bit 3 to Bit 1) address a particular device. Up
to eight IS24C01-3 devices can be connected on the bus.
These eight addresses are defined by the state of the A0,
A1, and A2 inputs. The last bit Bit 0 defines the write or read
operation to be performed. When set to “1”, a READ
operation is selected; when set to “0” a WRITE operation
is selected. (Refer to Figure 5. Device Addressing Byte
Definitions.)
WRITE OPERATION
Byte Write
For a WRITE operation, the IS24C01-3 requires another
8-bit data word address following the Device Addressing
Byte and ACKnowledgement. This data word address
provides access to any one of the 256 data words of
device's memory array.
Upon receipt of the data word address, the IS24C01-3
responds with an ACKnowledge on SDA, and waits for the
next 8-bit data word, then again responding with an
ACKnowledge. The master device terminates the Byte
Write Operation by generating a STOP condition, afterward
the IS24C01-3 begins the internal WRITE cycle to the
nonvolatile memory array. Refer to Write Cycle Timing. All
inputs are disabled during this write cycle and the device
will not response to any requests from the master. (Refer
to Figure 6. Write Operation for the Address, ACKnowledge,
and Data Transfer Sequence.)