- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377554 > IS61C1024 (Integrated Silicon Solution, Inc.) 128K x 8 HIGH-SPEED CMOS STATIC RAM PDF資料下載
參數(shù)資料
| 型號(hào)： | IS61C1024 |
| 廠商： | Integrated Silicon Solution, Inc. |
| 英文描述： | 128K x 8 HIGH-SPEED CMOS STATIC RAM |
| 中文描述： | 128K的× 8高速CMOS靜態(tài)RAM |
| 文件頁(yè)數(shù)： | 8/11頁(yè) |
| 文件大?。?/td> | 80K |
| 代理商： | IS61C1024 |
IS61C1024
IS61C1024L
8
Integrated Silicon Solution, Inc. — 1-800-379-4774
SR028-1J
11/03/98
ISSI
WRITE CYCLE NO. 2
(
OE
is HIGH During Write Cycle)
(1,2)
DATA UNDEFINED
LOW
t
WC
VALID ADDRESS
t
PWE1
t
AW
t
HA
HIGH-Z
t
HD
t
SA
t
HZWE
ADDRESS
CE1
WE
D
OUT
D
IN
OE
DATA
IN
VALID
t
LZWE
t
SD
HIGH
CE2
CE2_WR2.eps
Notes:
1. The internal write time is defined by the overlap of
CE1
LOW, CE2 HIGH and
WE
LOW. All signals must be in valid states to
initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to
the rising or falling edge of the signal that terminates the Write.
2. I/O will assume the High-Z state if
OE
= V
IH
.
DATA UNDEFINED
t
WC
VALID ADDRESS
t
SCE1
t
SCE2
t
PWE1
t
PWE2
t
AW
t
HA
HIGH-Z
t
HD
t
SA
t
HZWE
ADDRESS
CE1
CE2
WE
D
OUT
D
IN
DATA
IN
VALID
t
LZWE
t
SD
CE2_WR1.eps
AC WAVEFORMS
WRITE CYCLE NO. 1
(
CE
Controlled,
OE
is HIGH or LOW)
(1 )
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IS61C1024-12H | 128K x 8 HIGH-SPEED CMOS STATIC RAM |
| IS61C1024-12HI | RES POWER .020 OHM 2W 5% SMT |
| IS61C1024-12J | 128K x 8 HIGH-SPEED CMOS STATIC RAM |
| IS61C1024-12JI | 128K x 8 HIGH-SPEED CMOS STATIC RAM |
| IS61C1024-12K | 128K x 8 HIGH-SPEED CMOS STATIC RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IS61C1024_99 | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:128K x 8 HIGH-SPEED CMOS STATIC RAM |
| IS61C10240L-15H | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM |
| IS61C10240L-15HI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM |
| IS61C10240L-20H | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM |
| IS61C10240L-20HI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。