- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377559 > IS61LF25636A-7.5TQLI (INTEGRATED SILICON SOLUTION INC) 256K x 36, 512K x 18 9 Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM PDF資料下載
參數(shù)資料
| 型號： | IS61LF25636A-7.5TQLI |
| 廠商： | INTEGRATED SILICON SOLUTION INC |
| 元件分類： | DRAM |
| 英文描述： | 256K x 36, 512K x 18 9 Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM |
| 中文描述： | 256K X 36 CACHE SRAM, 7.5 ns, PQFP100 |
| 封裝： | LEAD FREE, TQFP-100 |
| 文件頁數(shù)： | 1/32頁 |
| 文件大?。?/td> | 215K |
| 代理商： | IS61LF25636A-7.5TQLI |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
Integrated Silicon Solution, Inc. — 1-800-379-4774
Rev. A
05/04/05
1
ISSI
IS61LF25636A
IS61LF51218A IS61VF51218A
256K x 36, 512K x 18
9 Mb SYNCHRONOUS FLOW-THROUGH
STATIC RAM
IS61VF25636A
Copyright 2005 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time
without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to
obtain the latest version of this device specification before relying on any published information and before placing orders for products.
FEATURES
Internal self-timed write cycle
Individual Byte Write Control and Global Write
Clock controlled, registered address, data and
control
Burst sequence control using MODE input
Three chip enable option for simple depth expan-
sion
and address pipelining
Common data inputs and data outputs
Auto Power-down during deselect
Single cycle deselect
Snooze MODE for reduced-power standby
JTAG Boundary Scan for PBGA package
Power Supply
LF: V
DD
3.3V + 5%, V
DDQ
3.3V/2.5V + 5%
VF: V
DD
2.5V + 5%, V
DDQ
2.5V + 5%
JEDEC 100-Pin TQFP, 119-pin PBGA, and
165-pin PBGA packages
Lead-free available
MAY 2005
DESCRIPTION
The
ISSI
IS61LF/VF25636A and IS61LF/VF51218A are
high-speed, low-power synchronous static
RAMs
designed
to provide burstable,
high-performance
memory for commu-
nication and networking applications. The IS61LF/
VF25636A is organized as 262,144 words by 36 bits. The
IS61LF/VF51218A is organized as 524,288 words by 18
bits. Fabricated with
ISSI
's advanced CMOS technology,
the device integrates a 2-bit burst counter, high-speed
SRAM core, and high-drive capability outputs into a single
monolithic circuit. All synchronous inputs pass through
registers controlled by a positive-edge-triggered single
clock input.
Write cycles are internally self-timed and are initiated by
the rising edge of the clock input. Write cycles can be one
to four bytes wide as controlled by the write control inputs.
Separate byte enables allow individual bytes to be written.
Byte write operation is performed by using byte write
enable (
BWE
) input combined with one or more individual
byte write signals (
BWx
). In addition, Global Write (
GW
) is
available for writing all bytes at one time, regardless of the
byte write controls.
Bursts can be initiated with either
ADSP
(Address Status
Processor) or
ADSC
(Address Status Cache Controller)
input pins. Subsequent burst addresses can be generated
internally and controlled by the
ADV
(burst address ad-
vance) input pin.
The mode pin is used to select the burst sequence order,
Linear burst is achieved when this pin is tied LOW.
Interleave burst is achieved when this pin is tied HIGH or
left floating.
FAST ACCESS TIME
Symbol
t
KQ
t
KC
Parameter
Clock Access Time
Cycle Time
Frequency
-6.5
6.5
7.5
133
-7.5
7.5
8.5
117
Units
ns
ns
MHz
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IS61LF51218A | 256K x 36, 512K x 18 9 Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM |
| IS61LF51218A-6.5B2 | 256K x 36, 512K x 18 9 Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM |
| IS61LF51218A-6.5B2I | 256K x 36, 512K x 18 9 Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM |
| IS61LF51218A-6.5B3 | 256K x 36, 512K x 18 9 Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM |
| IS61LF51218A-6.5B3I | 256K x 36, 512K x 18 9 Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IS61LF25636T-7.5TQ | 制造商:Integrated Silicon Solution Inc 功能描述:SRAM Chip Sync Quad 3.3V 9M-Bit 256K x 36 7.5ns 100-Pin TQFP |
| IS61LF25672A | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:256K x 72, 512K x 36, 1024K x 18 18Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM |
| IS61LF25672A-6.5B1 | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:256K x 72, 512K x 36, 1024K x 18 18Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM |
| IS61LF25672A-6.5B1I | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:256K x 72, 512K x 36, 1024K x 18 18Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM |
| IS61LF409618B-6.5B2 | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:2M x 36, 4M x 18 72 Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。