- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377565 > IS61LV5128AL-10TLI (INTEGRATED SILICON SOLUTION INC) 512K x 8 HIGH-SPEED CMOS STATIC RAM PDF資料下載
參數(shù)資料
| 型號(hào)： | IS61LV5128AL-10TLI |
| 廠商： | INTEGRATED SILICON SOLUTION INC |
| 元件分類： | DRAM |
| 英文描述： | 512K x 8 HIGH-SPEED CMOS STATIC RAM |
| 中文描述： | 512K X 8 STANDARD SRAM, 10 ns, PDSO44 |
| 封裝： | LEAD FREE, PLASTIC, TSOP2-44 |
| 文件頁數(shù)： | 7/9頁 |
| 文件大?。?/td> | 73K |
| 代理商： | IS61LV5128AL-10TLI |
Integrated Silicon Solution, Inc.
—
1-800-379-4774
Rev. B
07/16/01
7
IS61LV5128
ISSI
WRITE CYCLE SWITCHING CHARACTERISTICS
(1,3)
(Over Operating Range)
-10 ns
Min.
-12 ns
Min.
-15 ns
Min.
Symbol
t
WC
t
SCE
t
AW
Parameter
Max.
Max.
Max.
Unit
Write Cycle Time
10
—
12
—
15
—
ns
CE
to Write End
8
—
9
—
10
—
ns
Address Setup Time to
8
—
9
—
10
—
ns
Write End
t
HA
Address Hold from
0
—
0
—
0
—
ns
Write End
t
SA
t
PWE
1
(4)
t
PWE
2
t
SD
t
HD
t
HZWE
(2)
t
LZWE
(2)
Address Setup Time
0
—
0
—
0
—
ns
WE
Pulse Width
8
—
8
—
10
—
ns
WE
Pulse Width (
OE
= LOW)
10
—
12
—
12
—
ns
Data Setup to Write End
6
—
6
—
7
—
ns
Data Hold from Write End
0
—
0
—
0
—
ns
WE
LOW to High-Z Output
0
5
0
6
0
7
ns
WE
HIGH to Low-Z Output
0
—
0
—
0
—
ns
Notes:
1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and
output loading specified in Figure 1.
2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
3. The internal write time is defined by the overlap of
CE
LOW and
WE
LOW. All signals must be in valid states to initiate a Write, but
any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of
the signal that terminates the Write.
4. Tested with
OE
HIGH.
AC WAVEFORMS
WRITE CYCLE NO. 1
(1,2)
(
CE
Controlled,
OE
= HIGH or LOW)
DATA UNDEFINED
t
WC
VALID ADDRESS
t
SCE
t
PWE1
t
PWE2
t
AW
t
HA
HIGH-Z
t
HD
t
SA
t
HZWE
ADDRESS
CE
WE
D
OUT
D
IN
DATA
IN
VALID
t
LZWE
t
SD
CE_WR1.eps
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IS61LV5128AL-12K | 512K x 8 HIGH-SPEED CMOS STATIC RAM |
| IS61LV5128AL-12T | 512K x 8 HIGH-SPEED CMOS STATIC RAM |
| IS61LV5128AL-12TI | 512K x 8 HIGH-SPEED CMOS STATIC RAM |
| IS61LV5128 | 512K x 8 High-Speed CMOS Static RAM(512K x 8 高速CMOS靜態(tài)RAM) |
| IS61LV632A | 32K x 32 Synchronous Fast SRAM(32K x 32 同步快速靜態(tài)RAM) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IS61LV5128AL-10TLI-TR | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 4Mb 512Kx8 10ns Async 靜態(tài)隨機(jī)存取存儲(chǔ)器 3.3v RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| IS61LV5128AL-10T-TR | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 4Mb 512Kx8 10ns 3.3v RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| IS61LV5128AL-12K | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:512K x 8 HIGH-SPEED CMOS STATIC RAM |
| IS61LV5128AL-12T | 制造商:Integrated Silicon Solution Inc 功能描述:SRAM Chip Async Single 3.3V 4M-Bit 512K x 8 12ns 44-Pin TSOP-II |
| IS61LV5128AL-12TI | 制造商:Integrated Silicon Solution Inc 功能描述:SRAM Chip Async Single 3.3V 4M-Bit 512K x 8 12ns 44-Pin TSOP-II |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。