- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377575 > IS65WV25616BLL-55TLA1 (INTEGRATED SILICON SOLUTION INC) 256K x 16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC SRAM PDF資料下載
參數(shù)資料
| 型號： | IS65WV25616BLL-55TLA1 |
| 廠商： | INTEGRATED SILICON SOLUTION INC |
| 元件分類： | DRAM |
| 英文描述： | 256K x 16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC SRAM |
| 中文描述： | 256K X 16 STANDARD SRAM, 55 ns, PDSO44 |
| 封裝： | LEAD FREE, PLASTIC, TSOP2-44 |
| 文件頁數(shù)： | 8/13頁 |
| 文件大小： | 109K |
| 代理商： | IS65WV25616BLL-55TLA1 |
8
Integrated Silicon Solution, Inc. — www.issi.com —
1-800-379-4774
Rev. 00B
06/20/06
IS65WV25616ALL, IS65WV25616BLL
ISSI
WRITE CYCLE SWITCHING CHARACTERISTICS
(1,2)
(Over Operating Range)
55 ns
70 ns
Symbol
t
WC
t
SCS1
t
AW
t
HA
t
SA
t
PWB
t
PWE
t
SD
t
HD
t
HZWE
(3)
t
LZWE
(3)
Parameter
Write Cycle Time
CS1
to Write End
Address Setup Time to Write End
Address Hold from Write End
Address Setup Time
LB
,
UB
Valid to End of Write
WE
Pulse Width
Data Setup to Write End
Data Hold from Write End
Min.
55
45
45
0
0
45
40
25
0
Max.
—
—
—
—
—
—
—
—
—
Min.
70
60
60
0
0
60
50
30
0
Max.
—
—
—
—
—
—
—
—
—
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
WE
LOW to High-Z Output
WE
HIGH to Low-Z Output
—
5
20
—
—
5
20
—
ns
ns
Notes:
1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 0.9V, input pulse levels of 0.4V to 1.4V
and output loading specified in Figure 1.
2.
The internal write time is defined by the overlap of
CS1
LOW and
UB
or
LB
, and
WE
LOW. All signals must be in valid states to initiate a Write, but any one can
go inactive to
terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.
3. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
相關PDF資料 |
PDF描述 |
|---|---|
| IS65WV25616BLL-70TA2 | 256K x 16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC SRAM |
| IS65WV25616BLL-70TA3 | 256K x 16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC SRAM |
| IS6MC256K | 256KB Secondary cache Module(256KB 次級高速緩沖存儲器模塊) |
| IS75V16F128GS32 | 3.0 Volt Multi-Chip Package (MCP) 128 Mbit Simultaneous Operation Flash Memory and 32 Mbit Pseudo Static RAM |
| IS75V16F128GS32-7065BI | 3.0 Volt Multi-Chip Package (MCP) 128 Mbit Simultaneous Operation Flash Memory and 32 Mbit Pseudo Static RAM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| IS65WV25616BLL-70TA2 | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:256K x 16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC SRAM |
| IS65WV25616BLL-70TA3 | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:256K x 16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC SRAM |
| IS65WV25616BLL-70TLA3 | 功能描述:靜態(tài)隨機存取存儲器 4M (256Kx16) 70ns Async 靜態(tài)隨機存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| IS65WV25616BLL-70TLA3-TR | 功能描述:靜態(tài)隨機存取存儲器 4M (256Kx16) 70ns Async 靜態(tài)隨機存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| IS65WV25616DBLL | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:256K x 16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。