參數(shù)資料
型號： ISD5216SERIES
英文描述： Single-Chip Voice Record/Playback Device
中文描述： 單芯片語音記錄/播放設(shè)備
文件頁數(shù)： 30/83頁
文件大?。?/td> 758K
代理商： ISD5216SERIES
I5216 SERIES
Advanced Information
PRELIMINARY
Publication Release Date: November 30, 2001
- 30
Revision A1
3. Power down the AUX IN amplifier—
Bit AXPD controls the power up state of the AUX IN input
amplifier. This is bit D10 of CFG0 and it should be set to a ONE to power down this stage.
4. Power down the SUM1 and SUM2 Mixer amplifiers—
Bits S1M0 and S1M1 control the SUM1 mixer
and bits S2M0 and S2M1 control the SUM2 mixer. These are bits D7 and D8 in CFG1, and bits D5
and D6 in CFG1, respectively. All four bits should be set to a ONE in order to power down these
two amplifiers.
5. Power down the FILTER stage—
Bit FLPD controls the power up state of the FILTER stage in the
device. This is bit D1 in CFG1 and should be set to a ONE to power down the stage.
6. Power down the AGC amplifier—
Bit AGPD controls the power up state of the AGC amplifier. This
is bit D0 in CFG1 and should be set to a ONE to power down this stage.
7. Don’t Care bits—
All other bits are not used in Feed Through Mode. Their bits may be set to either
level. In this example, we will set all the "Don’t Care" bits to a ZERO.
The following example shows the setup for a full-duplex feed-through path at 8 kHz sampling rate. The
twos complement data format is enabled. The High Pass filter is also enabled. The Master Clock input
is running at 13.824MHz.
CFG0=0010 0101 0100 1011 (hex 254B)
and
CFG1=0000 0001 1110 0011 (hex 01E3).
and
CFG2=0000 0000 0100 0000 (hex 0040).
Since three registers are being loaded, CFG0 is loaded, followed by the loading of CFG1 and CFG2.
These three registers must be loaded in this order. The internal set up for these registers will take
effect synchronously, with the rising edge of SCL.
CALL RECORD
The call record mode adds the ability to record the incoming phone call. In most applications, the I5216
would first be set up for Feed Through Mode as described above. When the user wishes to record the
incoming call, the set up
of the chip is modified to add that ability. For the purpose of this
explanation, we will use the 6.4 kHz ChipCorder sample rate during recording.
The block diagram of the I5216 shows that the Multilevel Storage array is always driven from the
SUM2 SUMMING amplifier. The path traces back from there, through the LOW PASS Filter, the
FILTER MUX, the SUM1 SUMMING amplifier, the SUM1 MUX, back to the origin CODEC. Feed
Through Mode has already powered up the CODEC, so we only need to power up and enable the path
to the Multilevel Storage array from that point:
相關(guān)PDF資料
PDF描述
ISDMICROTAD-16M
ISDNRNYNG Optoelectronic
ISG4042-T 5V CATV MODEM RF TUNER AND TRANSMITTER
ISG4042EU-T 5V CATV MODEM RF TUNER AND TRANSMITTER
ISG52124-L 5 TO 210 MHz SILICON CATV 24 dB LOW POWER HYBRID AMPLIFIER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISD5216SI 制造商:WINBOND 制造商全稱:Winbond 功能描述:8 to 16 minutes voice record/playback device with integrated codec
ISD5216SY 功能描述:IC VOICE REC/PLAY 8-16MIN 28SOIC RoHS:是 類別:集成電路 (IC) >> 接口 - 語音錄制和重放 系列:ISL5216 標(biāo)準(zhǔn)包裝:14 系列:- 接口:串行 濾波器通頻帶:1.7kHz 持續(xù)時間:8 ~ 32 秒 安裝類型:通孔 封裝/外殼:28-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:28-PDIP 其它名稱:90-21300+000
ISD5216SYI 功能描述:IC VOICE REC/PLAY 8-16MIN 28SOIC RoHS:是 類別:集成電路 (IC) >> 接口 - 語音錄制和重放 系列:ISL5216 標(biāo)準(zhǔn)包裝:14 系列:- 接口:串行 濾波器通頻帶:1.7kHz 持續(xù)時間:8 ~ 32 秒 安裝類型:通孔 封裝/外殼:28-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:28-PDIP 其它名稱:90-21300+000
ISD5X 制造商:Isocom Components 功能描述:OPTOCOUPLER DIP-8 DUAL TR. O/P 制造商:Isocom Components 功能描述:Dual opto coupler,ISD5X DIP8 5300Vac
ISD5XSM 制造商:Isocom Components 功能描述:OPTOCOUPLER SMDIP-8 DUAL TR O/P 制造商:Isocom Components 功能描述:OPTOCOUPLER, SMDIP-8, DUAL TR O/P
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*