- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360994 > ISD5216SERIES Single-Chip Voice Record/Playback Device PDF資料下載
參數(shù)資料
| 型號： | ISD5216SERIES |
| 英文描述： | Single-Chip Voice Record/Playback Device |
| 中文描述： | 單芯片語音記錄/播放設(shè)備 |
| 文件頁數(shù)： | 75/83頁 |
| 文件大?。?/td> | 758K |
| 代理商： | ISD5216SERIES |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁當前第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁
I5216 SERIES
Advanced Information
PRELIMINARY
Publication Release Date: November 30, 2001
- 75
Revision A1
WORD SELECT
The word select line indicates the channel being transmitted:
WS = 0; channel 1 (left)
WS = 1; channel 2 (right)
WS may change either on a trailing or leading edge of the serial clock, but it doesn’t need to be
symmetrical. In the slave, this signal is latched on the leading edge of the clock signal. The WS line
changes one clock period before the MSB is transmitted. This allows the slave transmitter to derive
synchronous timing of the serial data that will be set up for transmission. Furthermore, it enables the
receiver to store the previous word and clear the input for the next word (see figure
Timing for I
2
S
Transmitter
on previous page
.
)
TIMING
In the I
2
S format, any device can act as the system master by providing the necessary clock signals. A
slave will usually derive its internal clock signal from an external clock input. This means, taking into
account the propagation delays between master clock and the data and/or word-select signals, that the
total delay is simply the sum of:
the delay between the external (master) clock and the slave’s
internal clock; and
the delay between the internal clock and the data and/or
word-select signals.
For data and word-select inputs, the external to internal clock delay is of no consequence because it
only lengthens the effective set-up time (see figure
Timing for I
2
S Transmitter
on previous page.) The
major part of the time margin is to accommodate the difference between the propagation delay of the
transmitter, and the time required to set up the receiver.
All timing requirements are specified relative to the clock period or to the minimum allowed clock
period of a device. This means that higher data rates can be used in the future.
Timing for I
2
S Receiver
Note that the specifications are defined by the transmitter speed. The specification of the receiver has to be able
to match the performance of the transmitter.
T = clock period
T
R
= minimum allowed clock period for transmitter
T > T
R
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISDMICROTAD-16M | |
| ISDNRNYNG | Optoelectronic |
| ISG4042-T | 5V CATV MODEM RF TUNER AND TRANSMITTER |
| ISG4042EU-T | 5V CATV MODEM RF TUNER AND TRANSMITTER |
| ISG52124-L | 5 TO 210 MHz SILICON CATV 24 dB LOW POWER HYBRID AMPLIFIER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISD5216SI | 制造商:WINBOND 制造商全稱:Winbond 功能描述:8 to 16 minutes voice record/playback device with integrated codec |
| ISD5216SY | 功能描述:IC VOICE REC/PLAY 8-16MIN 28SOIC RoHS:是 類別:集成電路 (IC) >> 接口 - 語音錄制和重放 系列:ISL5216 標準包裝:14 系列:- 接口:串行 濾波器通頻帶:1.7kHz 持續(xù)時間:8 ~ 32 秒 安裝類型:通孔 封裝/外殼:28-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:28-PDIP 其它名稱:90-21300+000 |
| ISD5216SYI | 功能描述:IC VOICE REC/PLAY 8-16MIN 28SOIC RoHS:是 類別:集成電路 (IC) >> 接口 - 語音錄制和重放 系列:ISL5216 標準包裝:14 系列:- 接口:串行 濾波器通頻帶:1.7kHz 持續(xù)時間:8 ~ 32 秒 安裝類型:通孔 封裝/外殼:28-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:28-PDIP 其它名稱:90-21300+000 |
| ISD5X | 制造商:Isocom Components 功能描述:OPTOCOUPLER DIP-8 DUAL TR. O/P 制造商:Isocom Components 功能描述:Dual opto coupler,ISD5X DIP8 5300Vac |
| ISD5XSM | 制造商:Isocom Components 功能描述:OPTOCOUPLER SMDIP-8 DUAL TR O/P 制造商:Isocom Components 功能描述:OPTOCOUPLER, SMDIP-8, DUAL TR O/P |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。