- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9381 > ISL12008IB8Z-T (Intersil)IC RTC I2C LO-POWER 8-SOIC PDF資料下載
參數(shù)資料
| 型號： | ISL12008IB8Z-T |
| 廠商： | Intersil |
| 文件頁數(shù)： | 7/19頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC RTC I2C LO-POWER 8-SOIC |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 類型： | 時(shí)鐘/日歷 |
| 特點(diǎn)： | 警報(bào)器，閏年 |
| 時(shí)間格式： | HH:MM:SS:hh（24 小時(shí)） |
| 數(shù)據(jù)格式： | YY-MM-DD-dd |
| 接口： | I²C，2 線串口 |
| 電源電壓： | 2.7 V ~ 5.5 V |
| 電壓 - 電源，電池： | 1.8 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-SOIC |
| 包裝： | 帶卷 (TR) |
15
FN6690.1
September 26, 2008
Device Addressing
Following a start condition, the master must output a Slave
Address Byte. The 7 MSBs are the device identifiers. These
bits are “1101000”.
The last bit of the Slave Address Byte defines a read or write
operation to be performed. When this R/W bit is a “1”, then a
read operation is selected (refer to Figure 16). When this
R/W bit is a “0” , then a write operation (refer to Figure 12).
After loading the entire Slave Address Byte from the SDA
bus, the ISL12008 compares the Slave bit and device select
bits with “1101000”. Upon a correct compare, the device
outputs an acknowledge on the SDA line.
Following the Slave Byte is a one byte word address. The
word address is either supplied by the master device or
obtained from an internal counter. On power-up, the internal
address counter is set to address 0h, so a current address
read of the CCR array starts at address 0h. When required,
as part of a random read, the master must supply the 1 Word
Address Bytes, as shown in Figure 14.
In a random read operation, the slave byte in the “dummy
write” portion must match the slave byte in the “read”
section. For a random read of the Clock/Control Registers,
the slave byte must be “1101000x” in both places.
Write Operation
A Write operation requires a START condition, followed by a
valid Identification Byte, a valid Address Byte, a Data Byte,
and a STOP condition. After each of the three bytes, the
ISL12008 responds with an ACK. After received the STOP
condition, the ISL12008 writes the data into the memory,
then the I2C bus enters a standby state. After a Write
operation, the internal address pointer will remain at the
address for the last data byte written.
Read Operation
A Read operation consists of a three byte instruction
followed by one or more Data Bytes (see Figure 14). The
master initiates the operation issuing the following
sequence: a START, the Identification byte with the R/W bit
set to “0”, an Address Byte, a second START, and a second
Identification byte with the R/W bit set to “1”. After each of
the three bytes, the ISL12008 responds with an ACK. Then
the ISL12008 transmits Data Bytes as long as the master
responds with an ACK during the SCL cycle following the
eighth bit of each byte. The master terminates the read
operation (issuing a STOP condition) following the last bit of
the last Data Byte (see Figure 14).
The Data Bytes are from the memory location indicated by
an internal address pointer. This internal address pointer
initial value is determined by the Address Byte in the Read
operation instruction, and increments by one during
transmission of each Data Byte.
FIGURE 13. SLAVE ADDRESS, WORD ADDRESS, AND DATA
BYTES
SLAVE
ADDRESS BYTE
D7
D6
D5
D2
D4
D3
D1
D0
A0
A7
A2
A4
A3
A1
DATA BYTE
A6
A5
1
10
0
1
0
R/W
0
WORD ADDRESS
FIGURE 14. READ SEQUENCE
SIGNALS
FROM THE
MASTER
SIGNALS FROM
THE SLAVE
SIGNAL AT
SDA
S
T
A
R
T
IDENTIFICATION
BYTE WITH
R/W = 0
ADDRESS
BYTE
A
C
K
A
C
K
0
S
T
O
P
A
C
K
1
IDENTIFICATION
BYTE WITH
R/W = 1
A
C
K
S
T
A
R
T
LAST READ
DATA BYTE
FIRST READ
DATA BYTE
A
C
K
10
1
1000
10
1
10 00
ISL12008
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL1208IB8Z-TKR5291 | IC RTC LP BATT BACKED SRAM 8SOIC |
| AD5258BRMZ50 | IC POT DGTL I2C 50K 64P 10MSOP |
| ISL12058IRTZ | IC RTC/CALENDAR I2C-BUS 8-TDFN |
| VI-J10-MZ | CONVERTER MOD DC/DC 5V 25W |
| ISL12058IRUZ-T | IC RTC/CALENDAR I2C-BUS 8-UTDFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL12020 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Low Power RTC with VDD Battery Backed SRAM and Embedded Temp Compensation 【5ppm with Auto Day Light Saving |
| ISL12020CBZ | 制造商:Rochester Electronics LLC 功能描述: 制造商:Intersil Corporation 功能描述: |
| ISL12020IBZ | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Low Power RTC with VDD Battery Backed SRAM and Embedded Temp Compensation 【5ppm with Auto Day Light Saving |
| ISL12020M | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Low Power RTC with Battery Backed SRAM, Integrated ±5ppm Temperature Compensation and Auto Daylight Saving |
| ISL12020M_11 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:High-Accuracy RTC Modules, Feature-Rich RTCs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。