- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄9381 > ISL12059IBZ-T (Intersil)IC RTC/CALENDAR I2C-BUS 8-SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | ISL12059IBZ-T |
| 廠商： | Intersil |
| 文件頁(yè)數(shù)： | 11/11頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC RTC/CALENDAR I2C-BUS 8-SOIC |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 類(lèi)型： | 時(shí)鐘/日歷 |
| 特點(diǎn)： | 閏年 |
| 時(shí)間格式： | HH:MM:SS（24 小時(shí)） |
| 數(shù)據(jù)格式： | YY-MM-DD-dd |
| 接口： | I²C，2 線串口 |
| 電源電壓： | 1.8 V ~ 3.6 V |
| 電壓 - 電源，電池： | 1.4 V ~ 1.8 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-SOIC |
| 包裝： | 帶卷 (TR) |
9
FN6757.0
June 15, 2009
Device Addressing
Following a start condition, the master must output a Slave
Address Byte. The 7 MSBs of the Slave Address Byte are
the device identifier bits, and the device identifier bits are
“1101000”.
The last bit of the Slave Address Byte defines a read or write
operation to be performed. When this R/W bit is a “1”, then a
read operation is selected. A “0” selects a write operation
(refer to Figure 8).
After loading the entire Slave Address Byte from the SDA
bus, the ISL12059 compares the device identifier bits with
“1101000”. Upon a correct compare, the device outputs an
acknowledge on the SDA line.
Following the Slave Address Byte is a one byte register
address. The register address is supplied by the master
device. On power-up the internal address counter is set to
address 0h, so a current address read of the RTC array
starts at address 0h. When required, as part of a random
read, the master must supply the 1 Word Address Bytes as
shown in Figure 9.
In a random read operation, the slave byte in the “dummy
write” portion must match the slave byte in the “read”
section. For a random read of the Clock/Control Registers,
the slave byte must be “1101000x” in both places.
Write Operation
A Write operation requires a START condition, followed by a
valid Identification Byte, a valid Address Byte, a Data Byte,
and a STOP condition. After each of the three bytes, the
ISL12059 responds with an ACK. At this time, the I2C bus
enters a standby state.
Read Operation
A Read operation consists of a three byte instruction followed
by one or more Data Bytes (see Figure 9). The master initiates
the operation issuing the following sequence: a START, the
Identification byte with the R/W bit set to “0”, an Address Byte, a
second START, and a second Identification byte with the R/W
bit set to “1”. After each of the three bytes, the ISL12059
responds with an ACK. Then the ISL12059 transmits Data
Bytes as long as the master responds with an ACK during the
SCL cycle following the eighth bit of each byte. The master
terminates the read operation (issuing a STOP condition)
following the last bit of the last Data Byte (see Figure 9).
The Data Bytes are from the memory location indicated by an
internal pointer. This pointer’s initial value is determined by the
Address Byte in the Read operation instruction, and increments
by one during transmission of each Data Byte. After reaching
the memory location 1Fh the pointer “rolls over” to 00h, and the
device continues to output data for each ACK received.
FIGURE 6. ACKNOWLEDGE RESPONSE FROM RECEIVER
FIGURE 7. SEQUENTIAL BYTE WRITE SEQUENCE
SDA OUTPUT FROM
TRANSMITTER
SDA OUTPUT FROM
RECEIVER
8
1
9
START
ACK
SCL FROM
MASTER
HIGH IMPEDANCE
S
T
A
R
T
S
T
O
P
IDENTIFICATION
BYTE
FIRST DATA
BYTE
A
C
K
SIGNALS FROM
THE MASTER
SIGNALS FROM
THE ISL12059
A
C
K
10
0
11
A
C
K
R/W BIT = “0”
SIGNAL AT SDA
00 00
000
ADDRESS
BYTE
A
C
K
LAST DATA
BYTE
A
C
K
FIGURE 8. SLAVE ADDRESS, WORD ADDRESS, AND DATA
BYTES
SLAVE
ADDRESS BYTE
D7
D6
D5
D2
D4
D3
D1
D0
A0
A7
A2
A4
A3
A1
DATA BYTE
A6
A5
1
10
0
1
0
R/W
0
REGISTER
ADDRESS
ISL12059
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-J0W-MZ | CONVERTER MOD DC/DC 5.5V 25W |
| AD5201BRMZ10 | IC DGTL POT 10K 33POS 10-MSOP |
| ISL12058IUZ-T | IC RTC/CALENDAR I2C-BUS 8-MSOP |
| AD5201BRMZ50 | IC DGTL POT 50K 33POS 10-MSOP |
| MS27472P16B6P | CONN RCPT 6POS WALL MT W/PINS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL1208 | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:Low Power RTC with Battery Backed SRAM |
| ISL1208_06 | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:Low Power RTC with Battery Backed SRAM |
| ISL12082 | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:I2C-Bus? Real Time Clock with Two Interrupts, Alarm, and Timer |
| ISL12082IB8Z | 功能描述:實(shí)時(shí)時(shí)鐘 LW PWR RTC W/ALARM & TIMR FUNCTIONS 8LD RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時(shí)間格式:HH:MM:SS RTC 存儲(chǔ)容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| ISL12082IB8Z-T | 功能描述:實(shí)時(shí)時(shí)鐘 LW PWR RTC W/ALARM & TIMR FUNCTIONS 8LD RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時(shí)間格式:HH:MM:SS RTC 存儲(chǔ)容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。