- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9994 > ISL26313FBZ-T7A (Intersil)IC ADC 12BIT SPI/SRL 125K 8SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | ISL26313FBZ-T7A |
| 廠商： | Intersil |
| 文件頁數(shù)： | 6/23頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 12BIT SPI/SRL 125K 8SOIC |
| 標(biāo)準(zhǔn)包裝： | 250 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 125k |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 80mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-SOIC |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 2 個(gè)單端，單極 |
ISL26310, ISL26311, ISL26312, ISL26313, ISL26314, ISL26315, ISL26319
14
FN7549.2
February 26, 2014
Input Multiplexer
The input of the multiplexer connects the selected analog input
pins to the ADC input. A proprietary sampling circuit significantly
reduces the input drive requirements, resulting in lower overall
cost and board space in addition to improved performance. Note
that the input capacitance is only 2-3pF during the Sampling
phase, changing to 40pF during the Settling phase, resulting in
an average input current of 2.5A and an effective input
capacitance of only 4pF (see Figure 26).
Voltage Reference Input
An external reference voltage must be supplied to the VREF pin to
set the full-scale input range of the converter. The VREF input on
these devices can accept voltages ranging from 2V (nominal) to
VDD, however, they are specified with VREF at a voltage of 5V with
VDD at 5V. Note that exceeding VDD by more than 100mV can
forward bias the ESD protection diodes and degrade measurement
accuracy due to leakage current. A lower value voltage reference
must be used if the device is operated with VDD at voltages lower
than 5V. If the VREF pin is tied to the VDD pin, the VREF pin should be
decoupled with a local 1F ceramic capacitor as described in a later
paragraph.
for these ADCs. Figure 27 uses the precision ISL21090 voltage
reference, which exhibits exceptionally low drift and low noise.
The ISL21090 must be powered from a supply greater than 4.7V.
Figure 28 illustrates the ISL21010 voltage reference used with
these ADCs. The ISL21010 series voltage references have higher
noise and drift than the ISL21090 devices, but operate at lower
supply voltages. Therefore, these devices can readily be used
when these SAR ADCs operate with VDD at voltages less than 5V.
The outputs of ISL21090 or the ISL21010 devices should be
decoupled with a 1F ceramic capacitor. A 1F, 6.3 V, X7R, 0603
(1608 metric) MLCC type capacitor is recommended for its high
frequency performance. The trace length from the VREF pin to
this capacitor and the voltage reference output should be as
short as possible.
The ISL26310 and ISL26313 devices (packaged in 8 pin SOIC
packages) derive their voltage reference from the VDD pin. To
achieve best performance, the VDD pin of these devices should
be bypassed with the 1F ceramic capacitor mentioned above.
Power-Down/Standby Modes
In order to reduce power consumption between conversions, a
number of user-selectable modes can be utilized by setting the
appropriate bits in the Configuration Register.
Auto Power-down (PD0 = 0) reduces power consumption by
shutting down all portions of the device except the oscillator and
digital interface after completion of a conversion. There is a short
recovery period after CNV is asserted Low (150s with external
reference).
In Auto Sleep mode (PD1 = 1), the device will automatically enter
the low-power Sleep mode at the end of the current conversion.
Recovery from this mode involves only 2.1s and may offer an
alternative to Power-down mode in some applications.
Output Data Format
The converter output word is delivered in two’s complement
format in differential input mode, and straight binary in
single-ended input mode of operation respectively, all MSB-first.
Input exceeding the specified full-scale voltage results in a clipped
output which will not return to in-range values until after the input
signal has returned to the specified allowable voltage range.
Data must be read prior to the completion of the current
conversion to avoid conflict and loss of data, due to overwriting of
the new conversion data into the output register.
FIGURE 25. RELATIONSHIP BETWEEN VREF AND FULL-SCALE
RANGE FOR SINGLE-ENDED INPUTS
3.0
5.0
2.0
1.0
4.0
AIN
2.5Vp-p
VREF = 2.5V
3.0
5.0
2.0
1.0
4.0
AIN
5Vp-p
VREF = 5V
t
V
t
V
FIGURE 26. INPUT SAMPLING OPERATION
INPUT VOLTAGE
OFFSET ERROR
AC
ERROR
TOTAL
ERROR
DC
ERROR
SETTLING ERROR AND NOISE
SAMPLING PHASE
SETTLING PHASE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-B6L-IV-F1 | CONVERTER MOD DC/DC 28V 150W |
| VI-B6K-IV-F4 | CONVERTER MOD DC/DC 40V 150W |
| ISL26323FBZ-T | IC ADC 12BIT SPI/SRL 250K 8SOIC |
| IDT7207L15JG | IC FIFO 16384X18 15NS 32PLCC |
| IDT7207L15J | IC FIFO 16384X18 15NS 32PLCC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL26314 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:12-bit, 125kSPS Low-power ADCs with Single-ended and Differential Inputs and Multiple Input Channels |
| ISL26314FVZ | 制造商:Intersil Corporation 功能描述:ISL26314FVZ 12-BIT, 125KSPS, 4-CHANNEL, DIFFERENTIAL SAR ADC - Rail/Tube |
| ISL26314FVZ-T | 制造商:Intersil Corporation 功能描述:ISL26314FVZ 12-BIT, 125KSPS, 4-CHANNEL, DIFFERENTIAL SAR ADC - Tape and Reel |
| ISL26314FVZ-T7A | 功能描述:IC ADC 12BIT SRL/SPI 16TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):10 采樣率（每秒）:357k 數(shù)據(jù)接口:DSP，MICROWIRE?，QSPI?，串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:830µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:10-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:10-TDFN-EP（3x3） 包裝:剪切帶 (CT) 輸入數(shù)目和類型:2 個(gè)單端，單極；2 個(gè)單端，雙極；1 個(gè)差分，單極；1 個(gè)差分，雙極 產(chǎn)品目錄頁面:1396 (CN2011-ZH PDF) 其它名稱:MAX1395ETB+TCT |
| ISL26315 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:12-bit, 125kSPS Low-power ADCs with Single-ended and Differential Inputs and Multiple Input Channels |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。