- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄1928 > ISL54405IVZ (Intersil)IC MUX STEREO 2:1 CD/MP3 16TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | ISL54405IVZ |
| 廠商： | Intersil |
| 文件頁(yè)數(shù)： | 2/19頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC MUX STEREO 2:1 CD/MP3 16TSSOP |
| 標(biāo)準(zhǔn)包裝： | 96 |
| 功能： | 開(kāi)關(guān) |
| 電路： | 2 x SPDT |
| 導(dǎo)通狀態(tài)電阻： | 1.9 歐姆 |
| 電壓電源： | 單電源 |
| 電壓 - 電源，單路/雙路(±)： | 3 V ~ 3.6 V |
| 電流 - 電源： | 55µA |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-TSSOP |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁(yè)面： | 1247 (CN2011-ZH PDF) |
第1頁(yè)當(dāng)前第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)
10
FN6699.1
June 5, 2008
MUTE TO ON
When the Mute pin is driven LOW the ISL54405 will
transition to the ON-state in the following sequence:
1. All active shunt switches turn-off quickly.
2. The resistance of the switches selected by the SEL pin
will gradually decrease in resistance. They will decrease
from their high OFF-resistance to their ON-resistance of
1.9
Ω. This gradual decrease in resistance will allow for
the voltage at the load to increase gradually. The voltage
ramp rate at the load is determined by the value of the
capacitor connected at the CAP_SS pin. See Figures 27
and 28 in the “Typical Performance Curves” beginning on
Table 2 indicates how the signal ramp rate at the load
changes as you change the CAP_SS capacitor value. It also
shows how the mute turn-on time is affected.
ON TO MUTE
When the Mute pin is driven HIGH the switches will turn OFF
quickly (50ns) and the active shunt switches will turn ON
quickly. Note: There is no gradual ramping of the switch
resistance in this direction.
OFF-ISOLATION IN THE MUTE STATE
When in the mute state, the level of OFF-Isolation across the
audio band is dependent on the signal amplitude, external
loading, and location of the activated C/P (click/pop) shunt
circuitry. During muting the logic of the ISL54405 can be
configured to activate the C/P shunt circuitry on the load side
of the switch or on the source side of the switch, or
deactivated on both sides of the switch.
With a 0.707VRMS signal driving a 32Ω headphone load the
location of the C/P shunt circuitry has little effect on the
off-isolation performance (> 120dB of off-isolation in all
configurations). See Figure 11 in the “Typical Performance
Curves” beginning on page 13.
With a 2VRMS signal driving a 20kΩ amplifier load the best
off-isolation is achieved by placing the C/P shunt circuitry on
the load side of the switch (>120dB across the audio band).
The off-isolation decreases when placing the C/P shunt
circuitry on the source side of the switch (>85dB across the
audio band). See Figure 10 in the “Typical Performance
Curves” beginning on page 13.
Note: For AC coupled applications when powering up or
down of the audio codecs the C/P shunts should be
activated on the source side of the switch. See “Click and
When using the switch for muting of the audio signal the C/P
shunt circuitry should be de-activated on the source side of
the switch and directed to the load side of the switch for best
possible off-isolation.
Logic Control
The ISL54405 has four logic control pins; the AC/DC,
DIR_SEL, MUTE, and SEL. The MUTE and SEL control pins
determine the state of the switches. The AC/DC and
DIR_SEL control pins determine the location of the C/P
(click/pop) shunt circuitry and if it will be active or not. See
The ISL54405 logic is 1.8V CMOS compatible (Low ≤ 0.5V
and High ≥ 1.4V) over a supply range of 3.0V to 3.6V at the
VDD pin or 4.5V to 5.5V at the 5V_SUPPLY pin. This allows
control via 1.8V or 3V controller.
SEL, MUTE CONTROL PINS
The state of the SPDT switches of the ISL54405 device is
determined by the voltage at the MUTE pin and the SEL pin.
The SEL control pin is only active when MUTE is logic “0”.
The MUTE has an internal pull-up resistor to the internal
3.3V supply rail and can be driven high or tri-stated(floated)
by the processor.
These pins are 1.8V logic compatible. When powering the
part by the VDD pin the logic voltage can be as high as the
VDD voltage which is typically 3.3V. When powering the part
by the 5V_SUPPLY pin the logic voltage can be as high as
the 5V_SUPPLY voltage which is typically 5V.
Logic Levels:
MUTE = Logic “0” (Low) when ≤ 0.5V
MUTE = Logic “1” (High) when ≥1.4V or Floating
SEL = Logic “0” (Low) when ≤ 0.5V
SEL = Logic “1” (High) when ≥1.4V
AC/DC AND DIR_SEL CONTROL PINS
The ISL54405 contains C/P (click/pop) shunt circuitry on its
COM pins (L, R) and on its signal pins (L1, R1, L2, R2). The
activation of this circuitry and whether it is located on the
COM or signal side of the switch is determined by the logic
levels applied at the AC/DC and DIR_SEL pins. The
DIR_SEL control pin is only active when AC/DC is logic “1”.
Note: Any activated C/P shunt circuitry is ON when in the
mute state (MUTE = Logic “1”) and OFF in the audio state
(MUTE = Logic “0”).
When AC/DC is logic “0”, all of the C/P shunt circuitry on
both sides of the switch is deactivated and not operable.
When AC/DC is logic “1” then the DIR_SEL logic level
determines whether the shunt circuitry will be activated on
the COM side of the switch or on the signal side of the
switch. When DIR_SEL = Logic “1” the C/P shunts on the
TABLE 2. SIGNAL RAMP-RATE LOAD CHANGE WITH
CAP SS
CAPACITOR
VALUE
RAMP RATE
TURN-ON TIME
No Capacitor
6250V/s
65s
0.05F
10.3V/s
30ms
0.1F
4.6V/s
58ms
ISL54405
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL54406IRTZ | IC SWITCH DUAL SPST 10-TDFN |
| ISL54410IRUZ-T | IC SW USB/AUDIO DUAL SPT 10UTQFN |
| ISL54415IRUZ-T | IC USB SWITCH DUAL SPDT 10UTQFN |
| ISL54500IRUZ-T | IC SWITCH SPDT SGL 6UTDFN |
| ISL54502IHZ-T | IC SWITCH SPDT SOT23-6 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL54405IVZ-T | 功能描述:IC MUX STEREO 2:1 CD/MP3 16TSSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 模擬開(kāi)關(guān)，多路復(fù)用器，多路分解器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:36 系列:- 功能:多路復(fù)用器 電路:2 x 4:1 導(dǎo)通狀態(tài)電阻:75 歐姆 電壓電源:單/雙電源 電壓 - 電源，單路/雙路(±):2 V ~ 12 V，±2 V ~ 6 V 電流 - 電源:- 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:20-SOIC W 包裝:管件 |
| ISL54406 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Stereo Click and Pop Eliminator with Audio Muting |
| ISL54406EVAL1Z | 功能描述:EVALUATION BOARD FOR ISL54406 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
| ISL54406IRTZ | 功能描述:IC SWITCH DUAL SPST 10-TDFN RoHS:是 類別:集成電路 (IC) >> 接口 - 模擬開(kāi)關(guān)，多路復(fù)用器，多路分解器 系列:- 應(yīng)用說(shuō)明:Ultrasound Imaging Systems Application Note 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:250 系列:- 功能:開(kāi)關(guān) 電路:單刀單擲 導(dǎo)通狀態(tài)電阻:48 歐姆 電壓電源:單電源 電壓 - 電源，單路/雙路(±):2.7 V ~ 5.5 V 電流 - 電源:5µA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商設(shè)備封裝:48-LQFP（7x7） 包裝:托盤(pán) |
| ISL54406IRTZ-T | 功能描述:IC SWITCH DUAL SPST 10-TDFN RoHS:是 類別:集成電路 (IC) >> 接口 - 模擬開(kāi)關(guān)，多路復(fù)用器，多路分解器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 功能:視頻交叉點(diǎn)開(kāi)關(guān) 電路:1 x 8:6 導(dǎo)通狀態(tài)電阻:- 電壓電源:單電源 電壓 - 電源，單路/雙路(±):3.135 V ~ 5.25 V 電流 - 電源:55mA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:24-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:24-TSSOP 包裝:帶卷 (TR) 產(chǎn)品目錄頁(yè)面:1214 (CN2011-ZH PDF) 其它名稱:FMS6502MTC24XTR |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。