參數(shù)資料
型號： ISL6310EVAL1
廠商： Intersil Corporation
英文描述： Two-Phase Buck PWM Controller with High Current Intergrated MOSFET Driver
中文描述： 兩相降壓PWM控制器，帶有高電流集成MOSFET驅(qū)動器
文件頁數(shù)： 11/27頁
文件大?。?/td> 711K
代理商： ISL6310EVAL1
11
FN9209.2
October 19, 2005
transition low. During this time the current sense amplifier
uses the ISEN inputs to reproduce a signal proportional to
the inductor current, I
L
. This sensed current, I
SEN
, is simply
a scaled version of the inductor current. The sample window
opens exactly 1/6 of the switching period, t
SW
, after the
PWM transitions low. The sample window then stays open
the rest of the switching cycle until PWM transitions high
again, as illustrated in Figure 4.
The sampled current, at the end of the t
SAMPLE
, is
proportional to the inductor current and is held until the next
switching period sample. The sampled current is used only
for channel current balance.
The ISL6310 supports MOSFET r
DS(ON)
current sensing to
sample each channel’s current for channel current balance.
The internal circuitry, shown in Figure 5 represents channel
n of an N-channel converter. This circuitry is repeated for
each channel in the converter, but may not be active
depending on the status of the 2PH pin, as described in the
PWM Operation
section.
The ISL6310 senses the channel load current by sampling
the voltage across the lower MOSFET r
DS(ON)
, as shown in
Figure 5. A ground-referenced operational amplifier, internal
to the ISL6310, is connected to the PHASE node through a
resistor, R
ISEN
. The voltage across R
ISEN
is equivalent to
the voltage drop across the r
DS(ON)
of the lower MOSFET
while it is conducting. The resulting current into the ISEN pin
is proportional to the channel current, I
L
. The ISEN current is
sampled and held as described in the
Current Sampling
section. From Figure 5, the following equation for I
n
is
derived where I
L
is the channel current.
r
)
R
ISEN
Output Voltage Setting
The ISL6310 uses a digital to analog converter (DAC) to
generate a reference voltage based on the logic signals at
the REF0 and REF1 pins. The DAC decodes the 2-bit logic
signals into one of the discrete voltages shown in Table 1.
Each REF0 and REF1 pins are pulled up to an internal 1.2V
voltage by weak current sources (40
μ
A current, decreasing
to 0 as the voltage at the REF0, REF1 pins varies from 0 to
the internal 1.2V pull-up voltage). External pull-up resistors
or active-high output stages can augment the pull-up current
sources, up to a voltage of 5V. The DAC pin must be
connected to REF pin through a 1-5k
resistor and a filter
capacitor (0.022
μ
F) is connected between REF and GND.
The ISL6310 accommodates the use of external voltage
reference connected to REF pin if a different output voltage
is required. The DAC voltage must be set at least as high as
external reference. The error amp internal noninverting input
is the lower of REF or (DAC +300mV).
A third method for setting the output voltage is to use a
resistor divider (R
P1
, R
S1
) from the output terminal (V
OUT
)
to VSEN pin to set the output voltage level as shown in
Figure 6. This method is good for generating voltages up to
2.3V (with the REF voltage set to 1.5V).
For this case, the output voltage can be obtained as follows:
It is recommended to choose resistor values of less than
500
for R
S1
and R
P1
resistors in order to get better output
voltage DC accuracy.
FIGURE 4. SAMPLE AND HOLD TIMING
TIME
PWM
I
L
I
SEN
SWITCHING PERIOD
SAMPLING PERIOD
OLD SAMPLE
CURRENT
NEW SAMPLE
CURRENT
FIGURE 5. ISL6310 INTERNAL AND EXTERNAL CURRENT-
SENSING CIRCUITRY FOR CURRENT BALANCE
I
n
ISEN
IL
x
(
)
rRISEN
=
-
+
ISEN(n)
R
ISEN
SAMPLE
&
HOLD
ISL6310 INTERNAL CIRCUIT
EXTERNAL CIRCUIT
V
IN
CHANNEL N
UPPER MOSFET
CHANNEL N
LOWER MOSFET
-
IL
x
rDS ON
+
(
)
I
L
TABLE 1. ISL6310 DAC VOLTAGE SELECTION TABLE
REF1
REF0
DAC
0
0
0.600V
0
1
0.900V
1
0
1.200V
1
1
1.500V
I
n
I
L
----------------------
=
(EQ. 3)
V
OUT
V
REF
R
---------------------------------
R
+
(
)
P1
V
OFS
V
DROOP
–
+
=
(EQ. 4)
ISL6310
相關(guān)PDF資料
PDF描述
ISL6310IRZ Two-Phase Buck PWM Controller with High Current Intergrated MOSFET Driver
ISL6431A Advanced Pulse Width Modulation (PWM) Controller for Broadband Applications
ISL6431ACB Advanced Pulse Width Modulation (PWM) Controller for Broadband Applications
ISL6520A Adjustable Precision Shunt Regulator 3-SOT-23 -40 to 125
ISL6525CBZ Buck and Synchronous-Rectifier Pulse-Width Modulator (PWM) Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL6310EVAL1Z 功能描述:EVALUATION BOARD FOR ISL6310 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - DC/DC 與 AC/DC（離線）SMPS 系列:- 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:True Shutdown™ 主要目的:DC/DC，步升 輸出及類型:1，非隔離 功率 - 輸出:- 輸出電壓:- 電流 - 輸出:1A 輸入電壓:2.5 V ~ 5.5 V 穩(wěn)壓器拓撲結(jié)構(gòu):升壓 頻率 - 開關(guān):3MHz 板類型:完全填充 已供物品:板 已用 IC / 零件:MAX8969
ISL6310IRZ 功能描述:電壓模式 PWM 控制器 W/ANNEAL 2-PH PWM CNTROL W/2-DRVRS RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:1 拓撲結(jié)構(gòu):Buck 輸出電壓:34 V 輸出電流: 開關(guān)頻率: 工作電源電壓:4.5 V to 5.5 V 電源電流:600 uA 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝 / 箱體:WSON-8 封裝:Reel
ISL6310IRZ-T 功能描述:電壓模式 PWM 控制器 W/ANNEAL 2-PH PWM CNTROL W/2-DRVRS RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:1 拓撲結(jié)構(gòu):Buck 輸出電壓:34 V 輸出電流: 開關(guān)頻率: 工作電源電壓:4.5 V to 5.5 V 電源電流:600 uA 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝 / 箱體:WSON-8 封裝:Reel
ISL6312ACRZ 功能描述:IC CTRLR PWM 4PHASE BUCK 48-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專用型 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,000 系列:- 應用:電源，ICERA E400，E450 輸入電壓:4.1 V ~ 5.5 V 輸出數(shù):10 輸出電壓:可編程 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:42-WFBGA，WLCSP 供應商設備封裝:42-WLP 包裝:帶卷 (TR)
ISL6312ACRZ-T 功能描述:IC CTRLR PWM 4PHASE BUCK 48-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專用型 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,000 系列:- 應用:電源，ICERA E400，E450 輸入電壓:4.1 V ~ 5.5 V 輸出數(shù):10 輸出電壓:可編程 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:42-WFBGA，WLCSP 供應商設備封裝:42-WLP 包裝:帶卷 (TR)
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*