- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383152 > ISL6524CBZA-T (INTERSIL CORP) VRM8.5 PWM and Triple Linear Power System Controller PDF資料下載
參數(shù)資料
| 型號： | ISL6524CBZA-T |
| 廠商： | INTERSIL CORP |
| 元件分類： | 穩(wěn)壓器 |
| 英文描述： | VRM8.5 PWM and Triple Linear Power System Controller |
| 中文描述： | SWITCHING CONTROLLER, 215 kHz SWITCHING FREQ-MAX, PDSO28 |
| 封裝： | ROHS COMPLIANT, PLASTIC, MS-013-AE, SOIC-28 |
| 文件頁數(shù)： | 11/16頁 |
| 文件大?。?/td> | 445K |
| 代理商： | ISL6524CBZA-T |
11
FN9015.3
April 18, 2005
Dedicate another solid layer as a power plane and break this
plane into smaller islands of common voltage levels. The
power plane should support the input power and output
power nodes. Use copper filled polygons on the top and
bottom circuit layers for the PHASE node, but do not
unnecessarily oversize this particular island. Since the
PHASE node is subject to very high dV/dt voltages, the stray
capacitor formed between these island and the surrounding
circuitry will tend to couple switching noise. Use the
remaining printed circuit layers for small signal wiring. The
wiring traces from the control IC to the MOSFET gate and
source should be sized to carry 2A peak currents.
PWM1 Controller Feedback Compensation
The PWM controller uses voltage-mode control for output
regulation. This section highlights the design consideration for a
voltage-mode controller requiring external compensation.
Figure 11 highlights the voltage-mode control loop for a
synchronous-rectified buck converter. The output voltage
(V
OUT
) is regulated to the Reference voltage level. The
reference voltage level is the DAC output voltage (DACOUT)
for the PWM. The error amplifier output (V
E/A
) is compared with
the oscillator (OSC) triangular wave to provide a pulse-width
modulated wave with an amplitude of V
IN
at the PHASE node.
The PWM wave is smoothed by the output filter (L
O
and C
O
).
The modulator transfer function is the small-signal transfer
function of V
OUT
/V
E/A
. This function is dominated by a DC
Gain, given by V
IN
/V
OSC
, and shaped by the output filter, with
a double pole break frequency at F
LC
and a zero at F
ESR
.
Modulator Break Frequency Equations
The compensation network consists of the error amplifier
(internal to the ISL6524) and the impedance networks Z
IN
and
Z
FB
. The goal of the compensation network is to provide a
closed loop transfer function with high 0dB crossing frequency
(f
0dB
) and adequate phase margin. Phase margin is the
difference between the closed loop phase at f
0dB
and 180
o
.
The equations below relate the compensation network’s poles,
zeros and gain to the components (R1, R2, R3, C1, C2, and
C3) in Figure 11. Use these guidelines for locating the poles
and zeros of the compensation network:
1. Pick Gain (R2/R1) for desired converter bandwidth
2. Place 1
ST
Zero Below Filter’s Double Pole (~75% F
LC
)
3. Place 2
ND
Zero at Filter’s Double Pole
4. Place 1
ST
Pole at the ESR Zero
5. Place 2
ND
Pole at Half the Switching Frequency
6. Check Gain against Error Amplifier’s Open-Loop Gain
7. Estimate Phase Margin - Repeat if Necessary
FIGURE 10. PRINTED CIRCUIT BOARD POWER PLANES AND
ISLANDS
V
OUT1
Q1
Q2
Q3
Q4
C
SS24,13
+12V
C
VCC
VCC
VIA/THROUGH-HOLE CONNECTION TO GROUND PLANE
ISLAND ON POWER PLANE LAYER
ISLAND ON CIRCUIT PLANE LAYER
L
OUT
C
OUT1
CR1
ISL6524
C
IN
C
OUT2
V
OUT2
V
OUT3
+5V
IN
SS24
SS13
PGND
LGATE
UGATE
PHASE
DRIVE3
KEY
GND
DRIVE2
OCSET
R
OCSET
C
OCSET
L
V
OUT4
DRIVE4
+3.3V
IN
L
IN
Q5
C
OUT3
C
OUT4
L
L
L
+3.3V
IN
FIGURE 11. VOLTAGE-MODE BUCK CONVERTER
COMPENSATION DESIGN
V
OUT
OSC
REFERENCE
L
O
C
O
ESR
V
IN
V
OSC
ERROR
AMP
PWM
COMP
+
-
DRIVER
(PARASITIC)
Z
FB
+
-
DACOUT
R1
R3
R2
C3
C2
C1
COMP
V
OUT
FB
Z
FB
ISL6524
Z
IN
DRIVER
DETAILED COMPENSATION COMPONENTS
PHASE
V
E/A
+
-
Z
IN
F
LC
L
O
2
π
C
O
×
×
---------------------------------------
=
F
ESR
2
π
ESR
C
O
×
×
-----------------------------------------
=
相關PDF資料 |
PDF描述 |
|---|---|
| ISL6524 | Adjustable Precision Shunt Regulator 3-SOT-23 -40 to 85 |
| ISL6524ACB-T | VRM8.5 PWM and Triple Linear Power System Controller |
| ISL6524EVAL1 | VRM8.5 PWM and Triple Linear Power System Controller |
| ISL6526IRZ-T | RX-1M Hi-Meg Resistor, Ultra-high resistance, High stability, Hermetically Sealed, 0.5 W Rating |
| ISL6526CR-T | Single Synchronous Buck Pulse-Width Modulation (PWM) Controller |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ISL6524CBZ-T | 功能描述:IC CTLR VRM8.5 PWM TRPL 28-SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專用型 系列:- 標準包裝:2,000 系列:- 應用:控制器，DSP 輸入電壓:4.5 V ~ 25 V 輸出數(shù):2 輸出電壓:最低可調(diào)至 1.2V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:30-TFSOP（0.173"，4.40mm 寬） 供應商設備封裝:30-TSSOP 包裝:帶卷 (TR) |
| ISL6524EVAL1 | 功能描述:EVALUATION BOARD VRM8.5 ISL6524 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - DC/DC 與 AC/DC（離線）SMPS 系列:- 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:True Shutdown™ 主要目的:DC/DC，步升 輸出及類型:1，非隔離 功率 - 輸出:- 輸出電壓:- 電流 - 輸出:1A 輸入電壓:2.5 V ~ 5.5 V 穩(wěn)壓器拓撲結構:升壓 頻率 - 開關:3MHz 板類型:完全填充 已供物品:板 已用 IC / 零件:MAX8969 |
| ISL6525CB | 功能描述:IC REG CTRLR BUCK PWM VM 14-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標準包裝:4,000 系列:- PWM 型:電壓模式 輸出數(shù):1 頻率 - 最大:1.5MHz 占空比:66.7% 電源電壓:4.75 V ~ 5.25 V 降壓:是 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:無 工作溫度:-40°C ~ 85°C 封裝/外殼:40-VFQFN 裸露焊盤 包裝:帶卷 (TR) |
| ISL6525CB-T | 功能描述:IC REG CTRLR BUCK PWM VM 14-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標準包裝:4,000 系列:- PWM 型:電壓模式 輸出數(shù):1 頻率 - 最大:1.5MHz 占空比:66.7% 電源電壓:4.75 V ~ 5.25 V 降壓:是 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:無 工作溫度:-40°C ~ 85°C 封裝/外殼:40-VFQFN 裸露焊盤 包裝:帶卷 (TR) |
| ISL6525CBZ | 功能描述:電壓模式 PWM 控制器 VTT REG FORVRM 8.5 1 4LD RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:1 拓撲結構:Buck 輸出電壓:34 V 輸出電流: 開關頻率: 工作電源電壓:4.5 V to 5.5 V 電源電流:600 uA 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝 / 箱體:WSON-8 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。