參數(shù)資料
型號: ISL6556BCRZ
廠商: INTERSIL CORP
元件分類: 穩(wěn)壓器
英文描述: Optimized Multi-Phase PWM Controller with 6-Bit DAC and Programmable Internal Temperature Compensation for VR10.X Application
中文描述: SWITCHING CONTROLLER, 1500 kHz SWITCHING FREQ-MAX, PQCC32
封裝: 5 X 5 MM, LEAD FREE, PLASTIC, MO-220VHHD-2, QFN-32
文件頁數(shù): 12/24頁
文件大?。?/td> 692K
代理商: ISL6556BCRZ
12
FN9097.4
December 28, 2004
pulse width which corrects for any unbalance and drives the
error current toward zero. Figure 4 illustrates Intersil’s
patented current-balance method as implemented on
channel-1 of a multi-phase converter.
Two considerations designers face are MOSFET selection
and inductor design. Both are significantly improved when
channel currents track at any load level. The need for
complex drive schemes for multiple MOSFETs, exotic
magnetic materials, and expensive heat sinks is avoided,
resulting in a cost-effective and easy-to-implement solution
relative to single-phase conversion. Channel-current balance
insures that the thermal advantage of multi-phase
conversion is realized. Heat dissipation in multiple channels
is spread over a greater area than can easily be
accomplished using the single phase approach.
In some circumstances, it may be necessary to deliberately
design some channel-current unbalance into the system. In
a highly compact design, one or two channels may be able to
cool more effectively than the other(s) due to nearby air flow
or heat sinking components. The other channel(s) may have
more difficulty cooling with comparatively less air flow and
heat sinking. The hotter channels may also be located close
to other heat-generating components tending to drive their
temperature even higher. In these cases, the proper
selection of the current sense resistors (R
ISEN
in Figure 3)
introduces channel current unbalance into the system.
Increasing the value of R
ISEN
in the cooler channels and
decreasing it in the hotter channels moves all channels into
thermal balance at the expense of current balance.
Voltage Regulation
The integrating compensation network shown in Figure 5
assures that the steady-state error in the output voltage is
limited only to the error in the reference voltage (output of
the DAC) and offset errors in the OFS current source,
remote-sense and error amplifiers. Intersil specifies the
guaranteed tolerance of the ISL6556B to include the
combined tolerances of each of these elements.
The output of the error amplifier, V
COMP
, is compared to the
sawtooth waveform to generate the PWM signals. The PWM
signals control the timing of the Intersil MOSFET drivers and
regulate the converter output to the specified reference
voltage. The internal and external circuitry that controls
voltage regulation is illustrated in Figure 5.
The ISL6556B incorporates an internal differential remote-
sense amplifier in the feedback path. The amplifier removes
the voltage error encountered when measuring the output
voltage relative to the local controller ground reference point
resulting in a more accurate means of sensing output
voltage. Connect the microprocessor sense pins to the non-
inverting input, VSEN, and inverting input, RGND, of the
remote-sense amplifier. The remote-sense output, V
DIFF
, is
connected to the inverting input of the error amplifier through
an external resistor.
A digital to analog converter (DAC) generates a reference
voltage based on the state of logic signals at pins VID4
through VID12.5. The DAC decodes the 6-bit logic signal
(VID) into one of the discrete voltages shown in Table 1.
Each VID input offers a 20
μ
A pull-up to an internal 2.5V
source for use with open-drain outputs. The pull-up current
diminishes to zero above the logic threshold to protect
voltage-sensitive output devices. External pull-up resistors
can augment the pull-up current sources in case leakage
into the driving device is greater than 20
μ
A.
FIGURE 4. CHANNEL-1 PWM FUNCTION AND CURRENT-
BALANCE ADJUSTMENT
÷
N
I
AVG
I
4
*
I
3
*
I
2
Σ
-
+
+
-
+
-
f(j
ω
)
PWM1
I
1
V
COMP
SAWTOOTH SIGNAL
I
ER
NOTE: *Channels 3 and 4 are optional.
FIGURE 5. OUTPUT VOLTAGE AND LOAD-LINE
REGULATION WITH OFFSET ADJUSTMENT
I
AVG
EXTERNAL CIRCUIT
R
C
C
C
ISL6556B INTERNAL CIRCUIT
COMP
R
FB
FB
VDIFF
VSEN
RGND
-
+
V
DROOP
ERROR AMPLIFIER
-
+
V
OUT
+
DIFFERENTIAL
REMOTE-SENSE
AMPLIFIER
V
COMP
REF
TCOMP
R
TCOMP
C
REF
-
+
V
OUT
-
VID DAC
1k
ISL6556B
相關PDF資料
PDF描述
ISL6556B Optimized Multi-Phase PWM Controller with 6-Bit DAC and Programmable Internal Temperature Compensation for VR10.X Application
ISL6556BCB PWM Controller with Wide Input Range 8-SOIC -40 to 125
ISL6556BCB-T Optimized Multi-Phase PWM Controller with 6-Bit DAC and Programmable Internal Temperature Compensation for VR10.X Application
ISL6556BCBZ-T Optimized Multi-Phase PWM Controller with 6-Bit DAC and Programmable Internal Temperature Compensation for VR10.X Application
ISL6557ACB-T Multi-Phase PWM Controller for Core-Voltage Regulation
相關代理商/技術參數(shù)
參數(shù)描述
ISL6556BCRZA 功能描述:IC CTRLR MULTIPHASE VRM10 32-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專用型 系列:- 標準包裝:43 系列:- 應用:控制器,Intel VR11 輸入電壓:5 V ~ 12 V 輸出數(shù):1 輸出電壓:0.5 V ~ 1.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-VFQFN 裸露焊盤 供應商設備封裝:48-QFN(7x7) 包裝:管件
ISL6556BCRZA-T 功能描述:IC CTRLR MULTIPHASE VRM10 32-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專用型 系列:- 標準包裝:43 系列:- 應用:控制器,Intel VR11 輸入電壓:5 V ~ 12 V 輸出數(shù):1 輸出電壓:0.5 V ~ 1.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-VFQFN 裸露焊盤 供應商設備封裝:48-QFN(7x7) 包裝:管件
ISL6556BCRZ-T 功能描述:IC CTRLR MULTIPHASE VRM10 32-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專用型 系列:- 標準包裝:43 系列:- 應用:控制器,Intel VR11 輸入電壓:5 V ~ 12 V 輸出數(shù):1 輸出電壓:0.5 V ~ 1.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-VFQFN 裸露焊盤 供應商設備封裝:48-QFN(7x7) 包裝:管件
ISL6557 WAF 制造商:Intersil Corporation 功能描述:
ISL6557ACB 功能描述:IC REG CTRLR BUCK PWM VM 24-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標準包裝:4,000 系列:- PWM 型:電壓模式 輸出數(shù):1 頻率 - 最大:1.5MHz 占空比:66.7% 電源電壓:4.75 V ~ 5.25 V 降壓:是 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:無 工作溫度:-40°C ~ 85°C 封裝/外殼:40-VFQFN 裸露焊盤 包裝:帶卷 (TR)