參數(shù)資料
型號: ISL6564
廠商: Intersil Corporation
英文描述: PWM Controller with Wide Input Range 8-CDIP -55 to 125
中文描述: 多相PWM控制器,帶有線性6位DAC能精密的RDS(ON)或DCR差分電流檢測
文件頁數(shù): 14/27頁
文件大?。?/td> 798K
代理商: ISL6564
14
FN9156.2
December 27, 2004
MOSFET r
DS(ON)
SENSING
The controller can also sense the channel load current by
sampling the voltage across the lower MOSFET r
DS(ON)
(see Figure 6). The amplifier is ground-reference by
connecting the ISEN- input to the source of the lower
MOSFET. ISEN+ connects to the PHASE node through a
resistor R
ISEN
. The voltage across R
ISEN
is equivalent to
the voltage drop across the r
DS(ON)
of the lower MOSFET
while it is conducting. The resulting current into the ISEN+
pin is proportional to the channel current I
L
. The ISEN
current is then sampled and held after sufficient settling time.
The sampled current I
n
, is used for channel-current balance,
load-line regulation, and overcurrent protection. From
Figure 6, Equation 7 for I
SEN
is derived.
where I
L
is the channel current. Since MOSFET r
DS(ON)
increases with temperature, a PTC resistor should be
chosen for R
ISEN
to compensate for this change.
Channel-Current Balance
The sampled currents I
n
, from each active channel are
summed together and divided by the number of active
channels. The resulting cycle average current I
AVG
, provides
a measure of the total load current demand on the converter
during each switching cycle. Channel current balance is
achieved by comparing the sampled current of each channel
to the cycle average current, and making an appropriate
adjustment to each channel pulse width based on the error.
Intersil’s patented current-balance method is illustrated in
Figure 7, with error correction for channel 1 represented. In
the figure, the cycle average current combines with the
channel 1 sample, I
1
, to create an error signal I
ER
. The
filtered error signal modifies the pulse width commanded by
V
COMP
to correct any unbalance and force I
ER
toward zero.
The same method for error signal correction is applied to
each active channel.
Channel current balance is essential in realizing the thermal
advantage of multi-phase operation. The heat generated in
down converting is dissipated over multiple devices and a
greater area. The designer avoids the complexity of driving
multiple parallel MOSFETs, and the expense of using heat
sinks and nonstandard magnetic materials.
Voltage Regulation
The integrating compensation network shown in Figure 8
assures that the steady-state error in the output voltage is
limited only to the error in the reference voltage (output of
the DAC) and offset errors in the OFS current source,
remote-sense and error amplifiers. Intersil specifies the
guaranteed tolerance of the ISL6564 to include the
combined tolerances of each of these elements.
The output of the error amplifier, V
COMP
, is compared to the
sawtooth waveform to generate the PWM signals. The PWM
signals control the timing of the Intersil MOSFET drivers and
regulate the converter output to the specified reference
voltage. The internal and external circuitry which control
voltage regulation is illustrated in Figure
8.
FIGURE 5. SENSE RESISTOR IN SERIES WITH INDUCTORS
I
n
ISEN
IL
RISEN
=
-
+
ISEN-(n)
SAMPLE
&
HOLD
ISL6564 INTERNAL CIRCUIT
ISEN+(n)
R
ISEN(n)
R
SENSE
L
V
OUT
C
OUT
IL
FIGURE 6. MOSFET r
DS(ON)
CURRENT-SENSING CIRCUIT
I
n
ISEN
IL
(
)
rRISEN
=
-
+
ISEN+(n)
R
ISEN
(PTC)
SAMPLE
&
HOLD
ISL6564 INTERNAL CIRCUIT
EXTERNAL CIRCUIT
V
IN
N-CHANNEL
MOSFETs
-
ILrDS ON
+
)
I
L
ISEN-(n)
I
SEN
I
L
r
R
ISEN
)
----------------------
=
(EQ. 7)
FIGURE 7. CHANNEL-1 PWM FUNCTION AND CURRENT-
BALANCE ADJUSTMENT
÷
N
I
AVG
I
4
*
I
3
*
I
2
Σ
-
+
+
-
+
-
f(j
ω
)
PWM1
I
1
V
COMP
SAWTOOTH SIGNAL
I
ER
NOTE: *Channels 3 and 4 are optional.
FILTER
ISL6564
相關PDF資料
PDF描述
ISL6564IR-T Multi-Phase PWM Controller with Linear 6-bit DAC Capable of Precision rDS(ON) or DCR Differential Current Sensing
ISL6564CR Multi-Phase PWM Controller with Linear 6-bit DAC Capable of Precision rDS(ON) or DCR Differential Current Sensing
ISL6564CRZ Voltage Tracking Termination Regulator 8-SOIC -20 to 85
ISL6564CRZ-T Multi-Phase PWM Controller with Linear 6-bit DAC Capable of Precision rDS(ON) or DCR Differential Current Sensing
ISL6564IR Multi-Phase PWM Controller with Linear 6-bit DAC Capable of Precision rDS(ON) or DCR Differential Current Sensing
相關代理商/技術參數(shù)
參數(shù)描述
ISL6564ACRZ 功能描述:IC REG CTRLR BUCK PWM VM 40-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:275kHz 占空比:50% 電源電壓:18 V ~ 110 V 降壓:無 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:是 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 包裝:帶卷 (TR)
ISL6564ACRZ-T 功能描述:IC REG CTRLR BUCK PWM VM 40-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:275kHz 占空比:50% 電源電壓:18 V ~ 110 V 降壓:無 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:是 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 包裝:帶卷 (TR)
ISL6564AIRZ 功能描述:IC REG CTRLR BUCK PWM VM 40-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:275kHz 占空比:50% 電源電壓:18 V ~ 110 V 降壓:無 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:是 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 包裝:帶卷 (TR)
ISL6564AIRZ-T 功能描述:IC REG CTRLR BUCK PWM VM 40-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:275kHz 占空比:50% 電源電壓:18 V ~ 110 V 降壓:無 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:是 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 包裝:帶卷 (TR)
ISL6564CR 功能描述:IC REG CTRLR BUCK PWM VM 40-QFN RoHS:否 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標準包裝:4,000 系列:- PWM 型:電壓模式 輸出數(shù):1 頻率 - 最大:1.5MHz 占空比:66.7% 電源電壓:4.75 V ~ 5.25 V 降壓:是 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:無 工作溫度:-40°C ~ 85°C 封裝/外殼:40-VFQFN 裸露焊盤 包裝:帶卷 (TR)