參數(shù)資料
型號(hào)： ISL8700A
廠商： Intersil Corporation
英文描述： Adjustable Quad Sequencer
中文描述： 可調(diào)四序
文件頁(yè)數(shù)： 7/12頁(yè)
文件大小： 285K
代理商： ISL8700A
7
FN6381.0
October 12, 2006
Applications Usage
Using the ISL870XAEVAL1 Platform
The ISL870XAEVAL1 platform is the primary evaluation
board for this family of sequencers. See Figure 16 for
photograph and schematic.The evaluation board is shipped
with an
ISL8702A
mounted in the left position and with the
other device variants loose packed. In the following
discussion, test points names are
bold
on initial occurrence
for identification.
The
V
IN
test point is the chip bias and can be biased from
3.3V to 24V. The
VHI
test point is for the ENABLE and
FAULT
pull-up voltage which are limited to a maximum of
24V independent of V
IN
. The UV/OV resistor divider is set so
that a nominal 12V on the
VMONITOR
test point is compliant
and with a rising OV set at 13.2V and a falling UV set at
10.7V. These three test points (V
IN
,VHI and VMONITOR)
are brought out separately for maximum flexibility in
evaluation.
VMONITOR ramping up and down through the UV and OV
levels will result in the FAULT
output signaling the out of
bound conditions by being released to pull high to the VHI
voltage as shown in Figures 6 and 7.
Once the voltage monitoring FAULT is resolved and where
applicable, the
SEQ_EN
(#) is satisfied, sequencing of the
ENABLE_X(#) outputs begins. When sequence enabled the
ENABLE_A
,
ENABLE_B
,
ENABLE_C
and lastly
ENABLE_D
are asserted in that order and when SEQ_EN is
disabled the order is reversed. See Figures 8 and 9
demonstrating the sequenced enabling and disabling of the
ENABLE outputs. The timing between ENABLE outputs is
set by the resistor values on the TB, TC, TD pins as shown.
Figure 10 illustrates the timing from either SEQ_EN and/or
VMONITOR being valid to ENABLE_A being asserted with a
10nF TIME capacitor. Figure 11 shows that ENABLE_X
outputs are pulled low even before V
IN
= 1V. This is critical
to ensure that a false enable is not signaled. Figure 12
illustrates the SEQ_EN# input disabling and enabling the
ISL8705A ENABLE# outputs. Notice the reversal in order
and delay timing from ENABLE_X# to ENABLE_X#.
Figure 13 shows the time from SEQ_EN transition with the
voltage ramping across the TIME capacitor to TIME Vth
being met. This results in the immediate pull down of the
TIME pin and simultaneous ENABLE_A enabling.
FIGURE 3. ISL8702A, ISL8703A, ISL8704A, ISL8705A FAULT OPERATIONAL DIAGRAM
UNDERVOLTAGE
LIMIT
OVERVOLTAGE
LIMIT
MONITORED VOLTAGE
RAMPING UP AND DOWN
FAULT OUTPUT
t
FLTH
t
FLTH
t
FLTL
t
FLTL
<t
FLTH
Typical Performance Curves
FIGURE 4. UV/OV RISING THRESHOLD
FIGURE 5. V
IN
CURRENT
1.198
1.199
1.200
1.201
1.202
1.203
1.204
1.205
1.206
1.207
1.208
-40
-10
0
25
60
85
100
TEMP (°C)
U
V
IN
= 2.5V
V
IN
= 12V
V
IN
= 24V
150
170
190
210
230
250
270
290
310
-40
-10
0
25
60
85
100
TEMP (°C)
I
V
V
IN
= 12V
V
IN
= 24V
V
IN
= 2.5V
ISL8700A, ISL8701A, ISL8702A, ISL8703A, ISL8704A, ISL8705A
相關(guān)PDF資料
PDF描述
ISL8700AIBZ Adjustable Quad Sequencer
ISL8701AIBZ Adjustable Quad Sequencer
ISL8702AIBZ Adjustable Quad Sequencer
ISL8703AIBZ Adjustable Quad Sequencer
ISL8704AIBZ Adjustable Quad Sequencer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL8700AIBZ 功能描述:監(jiān)控電路 ADJ QD SEQNCR 14N W/ANNEAL RoHS:否 制造商:STMicroelectronics 監(jiān)測(cè)電壓數(shù): 監(jiān)測(cè)電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel
ISL8700AIBZ-T 功能描述:監(jiān)控電路 ADJ QD SEQNCR 14N W/ANNEAL RoHS:否 制造商:STMicroelectronics 監(jiān)測(cè)電壓數(shù): 監(jiān)測(cè)電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel
ISL8700IBZ 功能描述:監(jiān)控電路 ADJ QD SEQNCR 14N W/ANNEAL RoHS:否 制造商:STMicroelectronics 監(jiān)測(cè)電壓數(shù): 監(jiān)測(cè)電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel
ISL8700IBZ-T 功能描述:監(jiān)控電路 ADJ QD SEQNCR 14N W/ANNEAL RoHS:否 制造商:STMicroelectronics 監(jiān)測(cè)電壓數(shù): 監(jiān)測(cè)電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel
ISL8701AIBZ 功能描述:監(jiān)控電路 ADJ QD SEQNCR 14N W/ANNEAL RoHS:否 制造商:STMicroelectronics 監(jiān)測(cè)電壓數(shù): 監(jiān)測(cè)電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*