參數(shù)資料
型號(hào): ISP1161A1
廠商: NXP Semiconductors N.V.
英文描述: Universal Serial Bus single-chip host and device controller
中文描述: 通用串行總線的單芯片主機(jī)和設(shè)備控制器
文件頁(yè)數(shù): 41/127頁(yè)
文件大?。?/td> 2762K
代理商: ISP1161A1
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)當(dāng)前第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)
Philips Semiconductors
ISP1161
Full-speed USB single-chip host and device controller
Product data
Rev. 01 — 3 July 2001
41 of 130
9397 750 08313
Philips Electronics N.V. 2001. All rights reserved.
With the device in a suspended state it will consume considerably less power by
turning off the internal 48 MHz clock, PLL and crystal, and setting the internal
regulator to power-down mode. The ISP1161 suspend and resume clock scheme is
shown in
Figure 37
.
Remark:
ISP1161 can be put into a fully suspended mode only after both the HC and
the DC go into the suspended mode, when the crystal can be turned off and the
internal regulator can be put into power-down mode.
Pin H_SUSPEND is the sensing output pin for HC’s suspended state. When the HC
goes into SUSPEND state, this pin will output a HIGH level (logic 1). This pin is
cleared to LOW (logic 0) level only when the HC is put into a RESET state or
OPERATIONAL state (refer to the HcControl register bits 7 to 6, 01H - Read, 81H -
Write). By setting bit 11, SuspendClkNotStop, of the HcHardwareConfiguration
register (20H - Read, A0H - Write), you can also define such that when the HC goes
into SUSPEND state, its internal clock is stopped or kept running. After HC enters the
SUSPEND State for 1.3 ms, the internal clock will be stopped if bit
SuspendClkNotStop is logic 0.
10.2 HC wakeup from suspended state
There are three methods to wake up the HC from the USB SUSPEND state:
hardware wakeup, software wakeup, and USB bus resume. They are described as
follows:
10.2.1
Wakeup by pin H_WAKEUP
Pins H_SUSPEND and H_WAKEUP provide hardware wakeup, a way of remote
wakeup control for the HC without the need to access the HC internal registers.
H_WAKEUP is an external wakeup control input pin for the HC. After the HC goes
into SUSPEND state, it can be woken up by sending a HIGH level pulse to pin
H_WAKEUP. This will turn on the HC’s internal clock, and set bit 6, ClkReady, of the
Hc
μ
PInterrupt register (24H - Read, A4H - Write). Under the SUSPEND state, once
pin H_WAKEUP goes HIGH, after 160
μ
s, the internal clock will be up. After the
internal clock is up, it will be kept running at least 1.14 ms depending on the status of
pin H_WAKEUP. If pin H_WAKEUP is HIGH, then the internal clock will be kept
running. If pin H_WAKEUP is LOW, then the internal clock can be kept running for
1.14 ms only, unless the microprocessor sets the HC into OPERATIONAL state
during this time.
10.2.2
Wakeup by pin CS (software wakeup)
During the SUSPEND state, an external microprocessor issues the chip select signal
through pin CS to ISP1161. This method of access to ISP1161 internal registers is a
software wakeup.
10.2.3
Wakeup by USB devices
For the USB bus resume, a USB device attached to the root hub port issues a
resume signal to the HC through the USB bus, switching the HC from SUSPEND
state to RESUME State. This will also set the ResumeDetected bit, bit 3 of the
HcInterruptStatus register (03H - Read, 83H - Write).
相關(guān)PDF資料
PDF描述
ISP1161A1BD Universal Serial Bus single-chip host and device controller
ISP1161A1BM Universal Serial Bus single-chip host and device controller
ISP1161BD Full-speed Universal Serial Bus single-chip host and device controller
ISP1161BM Full-speed Universal Serial Bus single-chip host and device controller
ISP1181ABS INDUCTOR 1.0NH +-.3NH FIXED SMD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISP1161A1BD 功能描述:IC USB HOST/DEVICE CTRLR 64-LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類(lèi)型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:36-QFN(6x6) 包裝:* 其它名稱(chēng):Q6396337A
ISP1161A1BD,118 功能描述:USB 接口集成電路 USB1.1 HOST &DEVICE RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類(lèi)型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20
ISP1161A1BD,151 功能描述:USB 接口集成電路 USB1.1 HOST &DEVICE RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類(lèi)型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20
ISP1161A1BD,157 功能描述:USB 接口集成電路 DO NOT USE ORDER -S OR -T PART RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類(lèi)型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20
ISP1161A1BDFA 功能描述:IC USB HOST CONTROLLER 64LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類(lèi)型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:36-QFN(6x6) 包裝:* 其它名稱(chēng):Q6396337A