- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1930 > ISPLSI 2128E-180LT176 (Lattice Semiconductor Corporation)IC PLD ISP 128I/O 5NS 176TQFP PDF資料下載
參數(shù)資料
| 型號： | ISPLSI 2128E-180LT176 |
| 廠商： | Lattice Semiconductor Corporation |
| 文件頁數(shù)： | 11/11頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PLD ISP 128I/O 5NS 176TQFP |
| 標(biāo)準(zhǔn)包裝： | 40 |
| 系列： | ispLSI® 2000E |
| 可編程類型： | 系統(tǒng)內(nèi)可編程 |
| 最大延遲時(shí)間 tpd(1)： | 5.0ns |
| 電壓電源 - 內(nèi)部： | 4.75 V ~ 5.25 V |
| 邏輯元件/邏輯塊數(shù)目： | 32 |
| 宏單元數(shù)： | 128 |
| 門數(shù)： | 6000 |
| 輸入/輸出數(shù)： | 128 |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 176-LQFP |
| 供應(yīng)商設(shè)備封裝： | 176-TQFP（24x24） |
| 包裝： | 托盤 |
| 其它名稱： | ISPLSI2128E-180LT176 |
Specifications ispLSI 2128E
9
Pin Description
Dedicated Clock inputs. These clock inputs are connected to one of the clock inputs of all
the GLBs on the device.
Active Low (0) Reset pin which resets all of the GLB registers in the device.
Input - Dedicated in-system programming enable input pin. This pin is brought low to
enable the programming mode. The TMS, TDI, TDO and TCK options become active.
Input - This pin performs two functions. When
BSCAN is logic low, it functions as an input
pin to load programming data into the device. SDI is also used as one of the two control
pins for the ISP state machine. When
BSCAN is high, it functions as a dedicated input pin.
Input/Output Pins - These are the general purpose I/O pins used by the logic array.
NAME
Table 2-0002/2128E
DESCRIPTION
I/O 0 - I/O 4
I/O 5 - I/O 9
I/O 10 - I/O 14
I/O 15 - I/O 19
I/O 20 - I/O 24
I/O 25 - I/O 29
I/O 30 - I/O 34
I/O 35 - I/O 39
I/O 40 - I/O 44
I/O 45 - I/O 49
I/O 50 - I/O 54
I/O 55 - I/O 59
I/O 60 - I/O 64
I/O 65 - I/O 69
I/O 70 - I/O 74
I/O 75 - I/O 79
I/O 80 - I/O 84
I/O 85 - I/O 89
I/O 90 - I/O 94
I/O 95 - I/O 99
I/O 100 - I/O 104
I/O 105 - I/O 109
I/O 110 - I/O 114
I/O 115 - I/O 119
I/O 120 - I/O 124
I/O 125 - I/O 127
Global Output Enable input pins.
GOE 0, GOE 1
RESET
Y0, Y1, Y2
BSCAN
TDI/IN 71
TCK/IN 01
TMS/IN 11
TDO/IN 61
Output/Input - This pin performs two functions. When
BSCAN is logic low, it functions as
the pin to read the isp data. When
BSCAN is high, it functions as a dedicated input pin.
Input - This pin performs two functions. When
BSCAN is logic low, it functions as pin to
control the operation of the programming state machine. When
BSCAN is high, it
functions as a dedicated input pin.
Input - This pin performs two functions. When
BSCAN is logic low, it functions as a clock
pin for the Serial Shift Register. When
BSCAN is high, it functions as a dedicated input pin.
Ground (GND)
GND
V
VCC
TQFP PIN NUMBERS
27,
35,
41,
46,
52,
59,
65,
71,
77,
83,
90,
95,
102,
116,
124,
130,
135,
141,
148,
154,
160,
167,
173,
3,
8,
16,
28,
36,
42,
47,
53,
60,
66,
72,
79,
85,
91,
96,
103,
119,
125,
131,
136,
143,
149,
155,
161,
168,
174,
4,
9,
17,
31,
37,
43,
48,
55,
61,
67,
73,
80,
86,
92,
97,
104,
120,
126,
132,
138,
145,
150,
156,
163,
169,
175,
5,
12,
18
32,
38,
44,
50,
57,
62,
68,
75,
81,
87,
93,
99,
105,
121,
127,
133,
139,
146,
151,
158,
164,
170,
176,
6,
14,
33,
39,
45,
51,
58,
63,
70,
76,
82,
88,
94,
101,
115,
123,
129,
134,
140,
147,
153,
159,
165,
171,
2,
7,
15,
22
23
24
25
26
114
1,
64,
117,
172
11,
69,
128,
29,
84,
137,
19, 21,
111
110, 109,
40,
89,
152,
106, 107, 112, 113
49,
108,
157,
13,
122,
34,
144,
56,
166
78,
100,
CC
Supply voltage for output drivers, 5V or 3.3V. All VCCIO pins must be connected to the
same voltage level.
VCCIO
10,
118,
No Connect
NC
1. Pins have dual function capability.
20
30,
142,
54,
162
74,
98,
Dedicated input pins to the device.
IN 2 - IN 5
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISPLSI 2128VE-250LQ160 | IC PLD ISP 128I/O 4NS 160PQFP |
| ISPLSI 2192VE-225LB144 | IC PLD ISP 96I/O 4NS 144FPBGA |
| ISPLSI 3256A-70LQI | IC PLD ISP 128I/O 15NS 160PQFP |
| ISPLSI 3320-70LQ | IC PLD ISP 160I/O 15NS 208PQFP |
| ISPLSI 5128VE-180LT128 | IC PLD ISP 96I/O 5NS 128TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISPLSI2128E-180LT176 | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| ISPLSI2128V | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V High Density Programmable Logic |
| ISPLSI2128V-60LJ84 | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V High Density Programmable Logic |
| ISPLSI2128V-60LJ84I | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V High Density Programmable Logic |
| ISPLSI2128V-60LQ160 | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V High Density Programmable Logic |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。