Specifications ispLSI 3320
9
ispLSI 3320 Timing Model
Derivations of
tsu, th and tco from the Product Term Clock1
=
tsu
Logic + Reg su - Clock (min)
(
tiobp + tgrp + t20ptxor) + (tgsu) - (tiobp + tgrp + tptck(min))
(#24+ #30+ #35) + (#38) - (#24+ #30+ #44)
(1.5 + 3.0 + 4.5) + (1.0) - (1.5 + 3.0 + 3.2)
=
thClock (max) + Reg h - Logic
(
tiobp + tgrp + tptck(max)) + (tgh) - (tiobp + tgrp + t20ptxor)
(#24+ #30+ #44) + (#39) - (#24+ #30+ #35)
(1.5 + 3.0 + 3.2) + (4.9) - (1.5 + 3.0 + 4.5)
=
tco
Clock (max) + Reg co + Output
(
tiobp + tgrp + tptck(max)) + (tgco) + (torp + tob)
(#24 + #30 + #44) + (#40) + (#45 + #47)
(1.5 + 3.0 + 3.2) + (0.5) + (1.5 + 2.0)
Table 2-0042/3320
2.3 ns
3.6 ns
11.7 ns
GLB Reg
Delay
I/O Pin
(Output)
ORP
Delay
Feedback
4 PT Bypass
20 PT
XOR Delays
Control
PTs
Input
Register
I/O Pin
(Input)
Y0,1,2
Y3,4
D
Q
GRP
GLB Reg Bypass
ORP Bypass
DQ
RST
RE
OE
CK
I/O Reg Bypass
I/O Cell
ORP
GLB
GRP
I/O Cell
#25 - 29
#30
#33
#32
#31
#34 - 36
#42 - 44
#51
#54
#55
#45
#46
Reset
#24
#52
RST
#53
#37
#38 - 41
#49, 50
#47, 48
GOE0,1
TOE
0902/3320
Note: Calculations are based on timing specs for the ispLSI 3320-100L.
ALL
DEVICES
DISCONTINUED