- 您現在的位置：買賣IC網 > PDF目錄9099 > ISPPAC-CLK5312S-01T48C (Lattice Semiconductor Corporation)IC BUFFER FANOUT ISP UNIV 48TQFP PDF資料下載
參數資料
| 型號： | ISPPAC-CLK5312S-01T48C |
| 廠商： | Lattice Semiconductor Corporation |
| 文件頁數： | 33/56頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC BUFFER FANOUT ISP UNIV 48TQFP |
| 標準包裝： | 250 |
| 系列： | ispClock™ |
| 類型： | 時鐘發(fā)生器，扇出配送，零延遲緩沖器 |
| PLL： | 帶旁路 |
| 輸入： | HSTL，LVCMOS，LVDS，LVPECL，LVTTL，SSTL |
| 輸出： | eHSTL，HSTL，LVCMOS，LVTTL，SSTL |
| 電路數： | 1 |
| 比率 - 輸入:輸出： | 2:12 |
| 差分 - 輸入:輸出： | 是/無 |
| 頻率 - 最大： | 267MHz |
| 除法器/乘法器： | 是/無 |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-LQFP |
| 供應商設備封裝： | 48-TQFP（7x7） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
Lattice Semiconductor
ispClock5300S Family Data Sheet
39
For ispClock5300S, the instruction word length is eight bits. All ispClock5300S instructions available to users are
shown in Table 4.
The following table lists the instructions supported by the ispClock5300S JTAG Test Access Port (TAP) controller:
Table 4. ispClock5300S TAP Instruction Table
BYPASS is one of the three required instructions. It selects the Bypass Register to be connected between TDI and
TDO and allows serial data to be transferred through the device without affecting the operation of the
ispClock5300S. The IEEE 1149.1 standard denes the bit code of this instruction to be all ones (111111).
The required SAMPLE/PRELOAD instruction dictates the Boundary-Scan Register be connected between TDI
and TDO. The bit code for this instruction is dened by Lattice as shown in Table 4.
The EXTEST (external test) instruction is required and will place the device into an external boundary test mode
while also enabling the boundary scan register to be connected between TDI and TDO. The bit code of this instruc-
tion is dened by the 1149.1 standard to be all zeros (000000).
The optional IDCODE (identication code) instruction is incorporated in the ispClock5300S and leaves it in its func-
tional mode when executed. It selects the Device Identication Register to be connected between TDI and TDO.
The Identication Register is a 32-bit shift register containing information regarding the IC manufacturer, device
type and version code (Figure 34). Access to the Identication Register is immediately available, via a TAP data
scan operation, after power-up of the device, or by issuing a Test-Logic-Reset instruction. The bit code for this
instruction is dened by Lattice as shown in Table 4.
Instruction
Code
Description
EXTEST
0000 0000
External Test.
ADDRESS_SHIFT
0000 0001
Address register (10 bits)
DATA_SHIFT
0000 0010
Address column data register (42 bits for ispClock5312S, 5308S and 5304S;
61 bits for ispClock5320S and 5316S)
BULK_ERASE
0000 0011
Bulk Erase
PROGRAM
0000 0111
Program column data register to E
2
PROGRAM_SECURITY
0000 1001
Program Electronic Security Fuse
VERIFY
0000 1010
Verify column
DISCHARGE
0001 0100
Fast VPP Discharge
PROGRAM_ENABLE
0001 0101
Enable Program Mode
IDCODE
0001 0110
Address Manufacturer ID code register (32 bits)
USERCODE
0001 0111
Read UES data from E
2 and addresses UES register (32 bits)
PROGRAM_USERCODE
0001 1010
Program UES register into E
2
PROGRAM_DISABLE
0001 1110
Disable Program Mode
HIGHZ
0001 1000
Force all outputs to High-Z state
SAMPLE/PRELOAD
0001 1100
Capture current state of pins to boundary scan register
CLAMP
0010 0000
Drive I/Os with boundary scan register
INTEST
0010 1100
Performs in-circuit functional testing of device.
ERASE DONE
0010 0100
Erases the ‘Done’ bit only
PROG_INCR
0010 0111
Program column data register to E
2 and auto-increment address register
VERIFY_INCR
0010 1010
Load column data register from E
2 and auto-increment address register
PROGRAM_DONE
0010 1111
Programs the ‘Done’ Bit
NOOP
0011 0000
Functions Similarly to CLAMP instruction
BYPASS
1xxx xxxx
Bypass - Connect TDO to TDI
相關PDF資料 |
PDF描述 |
|---|---|
| X9400WV24-2.7T1 | IC XDCP QUAD 64-TAP 10K 24-TSSOP |
| VI-B7H-MY-F3 | CONVERTER MOD DC/DC 52V 50W |
| X9400WS24T1 | IC XDCP QUAD 64-TAP 10K 24-SOIC |
| VI-B7H-MY-F2 | CONVERTER MOD DC/DC 52V 50W |
| X9400WS24IT1 | IC XDCP QUAD 64-TAP 10K 24-SOIC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ISPPACCLK5312S-01T48C | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended |
| ispPAC-CLK5312S-01T48I | 功能描述:時鐘驅動器及分配 ISP 0 Delay Unv Fan- Out Buf-Sngl End I RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| ISPPACCLK5312S-01T48I | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended |
| ISPPACCLK5312S-01T64C | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended |
| ISPPACCLK5312S-01T64I | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended |
發(fā)布緊急采購，3分鐘左右您將得到回復。