- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373060 > K4C89083AF-GIF6 (SAMSUNG SEMICONDUCTOR CO. LTD.) 288Mb x18 Network-DRAM2 Specification PDF資料下載
參數(shù)資料
| 型號： | K4C89083AF-GIF6 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 288Mb x18 Network-DRAM2 Specification |
| 中文描述： | 288Mb x18網(wǎng)絡(luò)DRAM2規(guī)范 |
| 文件頁數(shù)： | 4/55頁 |
| 文件大?。?/td> | 1470K |
| 代理商： | K4C89083AF-GIF6 |
第1頁第2頁第3頁當前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
K4C89183AF
- 4 -
REV. 0.7 Jan. 2005
4,194,304-WORDS x 4 BANKS x 18-BITS DOUBLE DATA RATE Network-DRAM
DESCRIPTION
K4C89183AF is a CMOS Double Data Rate Network-DRAM containing 301,989,888 memory cells. K4C89183AF is organized as
4,194,304-words x 4 banks x18 bits. K4C89183AF feature a fully synchronous operation referenced to clock edge whereby all opera-
tions are synchronized at a clock input which enables high performance and simple user interface coexistence. K4C89183AF can oper-
ate fast core cycle compared with regular DDR SDRAM.
K4C89183AF is suitable for Server, Network and other applications where large memory density and low power consumption are
required. The Output Driver for Network-DRAM is capable of high quality fast data transfer under light loading condition.
FEATURES
Parameter
K4C89183AF
FB
4.5 ns
3.75 ns
F6
F5
t
CK
Clock Cycle Time (min)
CL = 4
CL = 5
4.0 ns
3.5 ns
5.0 ns
4.5 ns
CL = 6
3.0ns
3.33 ns
4.0 ns
t
RC
Random Read/Write Cycle Time (min)
t
RAC
Random Access Time (min)
I
DD1S
Operating Current (single bank) (max)
I
DD2P
Power Down Current (max)
20.0 ns
22.5 ns
25 ns
20.0 ns
22.5 ns
25 ns
320mA
300mA
280mA
70mA
65mA
60mA
Fully Synchronous Operation
- Double Data Rate (DDR)
- Data input/output are synchronized with both edges of DS / QS.
- Differential Clock (CLK and CLK) inputs
- CS, FN and all address input signals are sampled on the positive edge of CLK.
- Output data (DQs and QS) is aligned to the crossings of CLK and CLK.
Fast clock cycle time of 3.0 ns minimum
- Clock : 333 MHz maximum
- Data : 666 Mbps/pin maximum
Quad Independent Banks operation
Fast cycle and Short Latency
Uni-directional Data Strobe
Distributed Auto-Refresh cycle in 3.9us
Power Down Mode
Variable Write Length Control
Write Latency = CAS Latency-1
Programable CAS Latency and Burst Length
- CAS Laatency = 4, 5, 6
- Burst Length = 4
Organization : 4,194,304 words x 4 banks x 18 bits
Power Supply Voltage V
DD
: 2.5V
±
0.125V
V
DDQ
: 1.4V
～
1.9V
1.8V CMOS I/O comply with SSTL - 1.8 (half strength driver) and HSTL
Package : 60Ball BGA, 1.0mm x 1.0mm Ball pitch
Notice : Network-DRAM is trademark of Samsung Electronics., Co LTD
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K4C89093AF-ACF5 | 288Mb x18 Network-DRAM2 Specification |
| K4C89093AF-ACF6 | 288Mb x18 Network-DRAM2 Specification |
| K4C89093AF-ACFB | 288Mb x18 Network-DRAM2 Specification |
| K4C89093AF-AIF5 | 288Mb x18 Network-DRAM2 Specification |
| K4C89163AF-ACF5 | 288Mb x18 Network-DRAM2 Specification |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K4C89083AF-GIFB | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:288Mb x18 Network-DRAM2 Specification |
| K4C89093AF-ACF5 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:288Mb x18 Network-DRAM2 Specification |
| K4C89093AF-ACF6 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:288Mb x18 Network-DRAM2 Specification |
| K4C89093AF-ACFB | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:288Mb x18 Network-DRAM2 Specification |
| K4C89093AF-ACFB000 | 制造商:Samsung SDI 功能描述:288MNWDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。