參數(shù)資料
型號(hào)： K4H560838E-VLA2
廠商： SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述： 256Mb E-die DDR SDRAM Specification 54 sTSOP-II with Pb-Free (RoHS compliant)
中文描述： 256Mb的電子芯片DDR SDRAM內(nèi)存規(guī)格54 sTSOP與鉛二無(wú)（符合RoHS）
文件頁(yè)數(shù)： 18/19頁(yè)
文件大?。?/td> 171K
代理商： K4H560838E-VLA2
DDR SDRAM
DDR SDRAM 256Mb F-die (x8, x16)
Rev. 1.1 August. 2003
System Notes :
a. Pullup slew rate is characteristized under the test conditions as shown in Figure 1.
Output
Test point
VSSQ
50
Figure 1 : Pullup slew rate test load
b. Pulldown slew rate is measured under the test conditions shown in Figure 2.
Output
Test point
VDDQ
50
Figure 2 : Pulldown slew rate test load
c. Pullup slew rate is measured between (VDDQ/2 - 320 mV +/- 250 mV)
Pulldown slew rate is measured between (VDDQ/2 + 320 mV +/- 250 mV)
Pullup and Pulldown slew rate conditions are to be met for any pattern of data, including all outputs switching and only one output
switching.
Example : For typical slew rate, DQ0 is switching
For minmum slew rate, all DQ bits are switching from either high to low, or low to high.
For Maximum slew rate, only one DQ is switching from either high to low, or low to high.
The remaining DQ bits remain the same as for previous state.
d. Evaluation conditions
Typical : 25
°
C (T Ambient), VDDQ = 2.6V, typical process
Minimum : 70
°
C (T Ambient), VDDQ = 2.5V, slow - slow process
Maximum : 0
°
C (T Ambient), VDDQ = 2.7V, fast - fast process
e. The ratio of pullup slew rate to pulldown slew rate is specified for the same temperature and voltage, over the entire temperature and
voltage range. For a given output, it represents the maximum difference between pullup and pulldown drivers due to process variation.
f. Verified under typical conditions for qualification purposes.
g. TSOPII package divices only.
h. A derating factor will be used to increase tIS and tIH in the case where the input slew rate is below 0.5V/ns
as shown in Table 2. The Input slew rate is based on the lesser of the slew rates detemined by either VIH(AC) to VIL(AC) or
VIH(DC) to VIL(DC), similarly for rising transitions.
i. A derating factor will be used to increase tDS and tDH in the case where DQ, DM, and DQS slew rates differ, as shown in Tables 3 & 4.
Input slew rate is based on the larger of AC-AC delta rise, fall rate and DC-DC delta rise, Input slew rate is based on the lesser of the
slew rates determined by either VIH(AC) to VIL(AC) or VIH(DC) to VIL(DC), similarly for rising transitions.
The delta rise/fall rate is calculated as:
{1/(Slew Rate1)} - {1/(Slew Rate2)}
For example : If Slew Rate 1 is 0.5 V/ns and slew Rate 2 is 0.4 V/ns, then the delta rise, fall rate is - 0.5ns/V . Using the table given, this
would result in the need for an increase in tDS and tDH of 100 ps.
相關(guān)PDF資料
PDF描述
K4H560838F-UCC4 256Mb F-die DDR400 SDRAM Specification
K4H560838F-UCCC 256Mb F-die DDR400 SDRAM Specification
K4H560838D-TCA0 128Mb DDR SDRAM
K4H560838D-TCA2 128Mb DDR SDRAM
K4H560838D-TCB0 10-Bit, 32 kSPS ADC Serial Out, uProcessor Periph./Standalone, 11 Ch. 20-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
K4H560838E-VLB0 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Mb E-die DDR SDRAM Specification 54 sTSOP-II with Pb-Free (RoHS compliant)
K4H560838E-VLB3 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Mb E-die DDR SDRAM Specification 54 sTSOP-II with Pb-Free (RoHS compliant)
K4H560838E-ZC/LA2 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Mb E-die DDR SDRAM Specification 60 FBGA with Pb-Free (RoHS compliant)
K4H560838E-ZC/LB0 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Mb E-die DDR SDRAM Specification 60 FBGA with Pb-Free (RoHS compliant)
K4H560838E-ZC/LB3 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Mb E-die DDR SDRAM Specification 60 FBGA with Pb-Free (RoHS compliant)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*