- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373080 > K7A323630C-QC20 (SAMSUNG SEMICONDUCTOR CO. LTD.) 1Mx36 and 2Mx18 Synchronous SRAM PDF資料下載
參數(shù)資料
| 型號： | K7A323630C-QC20 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 1Mx36 and 2Mx18 Synchronous SRAM |
| 中文描述： | 1Mx36及2Mx18同步SRAM |
| 文件頁數(shù)： | 8/19頁 |
| 文件大?。?/td> | 437K |
| 代理商： | K7A323630C-QC20 |
1Mx36 & 2Mx18 Synchronous SRAM
- 8 -
K7A321830C
K7A323630C
Preliminary
Rev. 0.2 April 2006
SYNCHRONOUS TRUTH TABLE
Notes
:
1. X means "Don
′
t Care". 2. The rising edge of clock is symbolized by
↑
.
3. WRITE = L means Write operation in WRITE TRUTH TABLE.
WRITE = H means Read operation in WRITE TRUTH TABLE.
4. Operation finally depends on status of asynchronous input pins(ZZ and OE).
CS
1
CS
2
CS
2
ADSP ADSC
ADV
WRITE
CLK
ADDRESS ACCESSED
OPERATION
H
X
X
X
L
X
X
↑
N/A
Not Selected
L
L
X
L
X
X
X
↑
N/A
Not Selected
L
X
H
L
X
X
X
↑
N/A
Not Selected
L
L
X
X
L
X
X
↑
N/A
Not Selected
L
X
H
X
L
X
X
↑
N/A
Not Selected
L
H
L
L
X
X
X
↑
External Address
Begin Burst Read Cycle
L
H
L
H
L
X
L
↑
External Address
Begin Burst Write Cycle
L
H
L
H
L
X
H
↑
External Address
Begin Burst Read Cycle
X
X
X
H
H
L
H
↑
Next Address
Continue Burst Read Cycle
H
X
X
X
H
L
H
↑
Next Address
Continue Burst Read Cycle
X
X
X
H
H
L
L
↑
Next Address
Continue Burst Write Cycle
H
X
X
X
H
L
L
↑
Next Address
Continue Burst Write Cycle
X
X
X
H
H
H
H
↑
Current Address
Suspend Burst Read Cycle
H
X
X
X
H
H
H
↑
Current Address
Suspend Burst Read Cycle
X
X
X
H
H
H
L
↑
Current Address
Suspend Burst Write Cycle
H
X
X
X
H
H
L
↑
Current Address
Suspend Burst Write Cycle
TRUTH TABLES
WRITE TRUTH TABLE
(x36)
Notes
:
1. X means "Don
′
t Care".
2. All inputs in this table must meet setup and hold time around the rising edge of CLK(
↑
).
GW
BW
WEa
WEb
WEc
WEd
OPERATION
H
H
X
X
X
X
READ
H
L
H
H
H
H
READ
H
L
L
H
H
H
WRITE BYTE a
H
L
H
L
H
H
WRITE BYTE b
H
L
H
H
L
L
WRITE BYTE c and d
H
L
L
L
L
L
WRITE ALL BYTEs
L
X
X
X
X
X
WRITE ALL BYTEs
WRITE TRUTH TABLE
(x18)
Notes
:
1. X means "Don
′
t Care".
2. All inputs in this table must meet setup and hold time around the rising edge of CLK(
↑
).
GW
BW
WEa
WEb
OPERATION
H
H
X
X
READ
H
L
H
H
READ
H
L
L
H
WRITE BYTE a
H
L
H
L
WRITE BYTE b
H
L
L
L
WRITE ALL BYTEs
L
X
X
X
WRITE ALL BYTEs
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K7A801801M | 256Kx36 & 512Kx18 Synchronous SRAM |
| K7A803601M | 256Kx36 & 512Kx18 Synchronous SRAM |
| K7A801809A | 256Kx36 & 512Kx18 Synchronous SRAM |
| K7A803609A | 256Kx36 & 512Kx18 Synchronous SRAM |
| K7A801809B | 256Kx36 & 512Kx18-Bit Synchronous Pipelined Burst SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K7A323630C-QI20 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:1Mx36 and 2Mx18 Synchronous SRAM |
| K7A401800B | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Kx36/x32 & 256Kx18 Synchronous SRAM |
| K7A401800B-QC | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Kx36/x32 & 256Kx18 Synchronous SRAM |
| K7A401800M | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Kx18 Synchronous SRAM |
| K7A401800M-QC14 | 制造商:Samsung Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。