參數(shù)資料
型號： K7B321825M-QC65
廠商： SAMSUNG SEMICONDUCTOR CO. LTD.
元件分類： DRAM
英文描述： 1Mx36 & 2Mx18 Synchronous SRAM
中文描述： 1Mx36
文件頁數(shù)： 10/18頁
文件大?。?/td> 247K
代理商： K7B321825M-QC65
1Mx36 & 2Mx18 Synchronous SRAM
- 10 -
Rev 2.0
Nov. 2003
K7A321800M
K7A323600M
Output Load(B),
(for t
LZC
, t
LZOE
, t
HZOE
& t
HZC
)
Dout
353
/
1538
5pF*
+3.3V for 3.3V I/O
/+2.5V for 2.5V I/O
319
/
1667
Fig. 1
* Including Scope and Jig Capacitance
Output Load(A)
Dout
Zo=50
RL=50
VL=1.5V for 3.3V I/O
V
DDQ
/2 for 2.5V I/O
AC TIMING CHARACTERISTICS
(V
DD
=3.3V+0.165V/-0.165V, T
A
=0
°
C to +70
°
C)
Notes
:
1. All address inputs must meet the specified setup and hold times for all rising clock edges whenever ADSC and/or ADSP is sampled low and
CS is sampled low. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected
2. Both chip selects must be active whenever ADSC or ADSP is sampled low in order for the this device to remain enabled.
3. ADSC or ADSP must not be asserted for at least 2 Clock after leaving ZZ state.
Parameter
Symbol
-25
-20
-14
Unit
Min
MAX
MIN
MAX
Min
Max
Cycle Time
t
CYC
4.0
-
5.0
-
7.2
-
ns
Clock Access Time
t
CD
-
2.6
-
3.1
-
4.0
ns
Output Enable to Data Valid
t
OE
-
2.6
-
3.1
-
4.0
ns
Clock High to Output Low-Z
t
LZC
0
-
0
-
0
-
ns
Output Hold from Clock High
t
OH
1.5
-
1.5
-
1.5
-
ns
Output Enable Low to Output Low-Z
t
LZOE
0
-
0
-
0
-
ns
Output Enable High to Output High-Z
t
HZOE
-
2.6
-
3.0
-
3.5
ns
Clock High to Output High-Z
t
HZC
1.5
2.6
1.5
3.0
1.5
3.5
ns
Clock High Pulse Width
t
CH
1.7
-
2.0
-
2.5
-
ns
Clock Low Pulse Width
t
CL
1.7
-
2.0
-
2.5
-
ns
Address Setup to Clock High
t
AS
1.2
-
1.4
-
1.5
-
ns
Address Status Setup to Clock High
t
SS
1.2
-
1.4
-
1.5
-
ns
Data Setup to Clock High
t
DS
1.2
-
1.4
-
1.5
-
ns
Write Setup to Clock High (GW, BW, WE
X
)
t
WS
1.2
-
1.4
-
1.5
-
ns
Address Advance Setup to Clock High
t
ADVS
1.2
-
1.4
-
1.5
-
ns
Chip Select Setup to Clock High
t
CSS
1.2
-
1.4
-
1.5
-
ns
Address Hold from Clock High
t
AH
0.3
-
0.4
-
0.5
-
ns
Address Status Hold from Clock High
t
SH
0.3
-
0.4
-
0.5
-
ns
Data Hold from Clock High
t
DH
0.3
-
0.4
-
0.5
-
ns
Write Hold from Clock High (GW, BW,
t
WH
0.3
-
0.4
-
0.5
-
ns
Address Advance Hold from Clock High
t
ADVH
0.3
-
0.4
-
0.5
-
ns
Chip Select Hold from Clock High
t
CSH
0.3
-
0.4
-
0.5
-
ns
ZZ High to Power Down
t
PDS
2
-
2
-
2
-
cycle
ZZ Low to Power Up
t
PUS
2
-
2
-
2
-
cycle
30pF*
相關(guān)PDF資料
PDF描述
K7B321825M-QC75 1Mx36 & 2Mx18 Synchronous SRAM
K7B801825B 256Kx36 & 512Kx18-Bit Synchronous Burst SRAM
K7B803625B 256Kx36 & 512Kx18-Bit Synchronous Burst SRAM
K7I161882B-FC16 512Kx36-bit, 1Mx18-bit DDRII CIO b2 SRAM
K7I161882B-FC20 512Kx36-bit, 1Mx18-bit DDRII CIO b2 SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
K7B321825M-QC75 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:1Mx36 & 2Mx18 Synchronous SRAM
K7B321835C 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:1Mx36 & 2Mx18 Synchronous SRAM
K7B323625C-QC75000 制造商:Samsung 功能描述:32M 32MSYNC SYNC BURST X36 LQFP - Trays
K7B323625M 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:1Mx36 & 2Mx18 Synchronous SRAM
K7B323625M-QC65 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:1Mx36 & 2Mx18 Synchronous SRAM
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*