- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2002 > KAD5612P-17Q72 (Intersil)IC ADC 12BIT 170MSPS DUAL 72-QFN PDF資料下載
參數(shù)資料
| 型號： | KAD5612P-17Q72 |
| 廠商： | Intersil |
| 文件頁數(shù)： | 27/29頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 12BIT 170MSPS DUAL 72-QFN |
| 產(chǎn)品培訓(xùn)模塊： | High-Speed Analog-to-Digital Converters |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | FemtoCharge™ |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 170M |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 功率耗散（最大）： | 405mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 72-VFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 72-QFN（10x10） |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | 2 個差分，單極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁
7
FN6803.2
September 9, 2009
Timing Diagrams
FIGURE 1. LVDS TIMING DIAGRAM—DDR (see “Digital
FIGURE 2. CMOS TIMING DIAGRAM—DDR (“Digital
LATENCY = L CYCLES
tDC
tPD
tA
SAMPLE N
tCPD
INP
INN
CLKN
CLKP
CLKOUTN
CLKOUTP
D[11:0]P
D[11:0]N
A DATA
N-L + 1
A DATA
N-L
B DATA
N-L
B DATA
N-L + 1
A DATA
N-L + 2
B DATA
N-L + 2
A DATA
N
LATENCY = L CYCLES
tDC
tPD
tA
SAMPLE N
tCPD
INP
INN
CLKN
CLKP
CLKOUT
D[11:0]
A DATA
N-L + 1
A DATA
N-L
B DATA
N-L
B DATA
N-L + 1
A DATA
N-L + 2
B DATA
N-L + 2
A DATA
N
Switching Specifications
PARAMETER
CONDITION
SYMBOL
MIN
TYP
MAX
UNITS
ADC
Aperture Delay
tA
375
ps
RMS Aperture Jitter
jA
60
fs
Output Clock to Data Propagation Delay,
LVDS Mode (Note 8)
Rising Edge
tDC
-260
-50
120
ps
Falling Edge
tDC
-160
10
230
ps
Output Clock to Data Propagation Delay,
CMOS Mode (Note 8)
Rising Edge
tDC
-220
-10
200
ps
Falling Edge
tDC
-310
-90
110
ps
Latency (Pipeline Delay)
L
7.5
cycles
Overvoltage Recovery
tOVR
1cycles
SPI INTERFACE (Notes 9, 10)
SCLK Period
Write Operation
t
CLK
16
cycles
(Note 9)
Read Operation
tCLK
66
cycles
SCLK Duty Cycle (tHI/tCLK or tLO/tCLK)
Read or Write
25
50
75
%
CSB
↓ to SCLK↑ Setup Time
Read or Write
tS
1cycles
CSB
↑ after SCLK↑ Hold Time
Read or Write
tH
3cycles
Data Valid to SCLK
↑ Setup Time
Write
tDSW
1cycles
Data Valid after SCLK
↑ Hold Time
Write
tDHW
3cycles
Data Valid after SCLK
↓ Time
Read
tDVR
16.5
cycles
Data Invalid after SCLK
↑ Time
Read
tDHR
3cycles
Sleep Mode CSB
↓ to SCLK↑ Setup Time
(Note 11)
Read or Write in Sleep Mode
tS
150
s
NOTES:
7. The Tri-Level Inputs internal switching thresholds are approximately 0.43V and 1.34V. It is advised to float the inputs, tie to ground or AVDD
depending on desired function.
8. The input clock to output clock delay is a function of sample rate, using the output clock to latch the data simplifies data capture for most
applications. Contact factory for more info if needed.
9. SPI Interface timing is directly proportional to tS, the ADC sample period (4ns at 250Msps)
10. The SPI may operate asynchronously with respect to the ADC sample clock.
11. The CSB setup time increases in sleep mode due to the reduced power state, CSB setup time in Nap mode is equal to normal mode CSB setup
time (4ns min at 250Msps).
KAD5612P
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LA72715NV-TLM-E | IC AUDIO DECODER JPN MTS 24SSOP |
| LICAL-DEC-LS001 | IC DECODER LOW SECURITY 8DIP |
| LICAL-DEC-MS001 | IC DECODER MS SERIES 20-SSOP |
| LICAL-ENC-MS001 | IC ENCODER MS SERIES 20-SSOP |
| LICAL-TRC-MT | IC TRANSCODER MT BI-DIR 20-SSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KAD5612P-21Q72 | 制造商:Intersil Corporation 功能描述:ADC DUAL PIPELINED 210MSPS 12-BIT PARALLEL 72QFN EP - Rail/Tube 制造商:Intersil Corporation 功能描述:IC ADC 12BIT 210MSPS DUAL 72-QFN 制造商:Intersil Corporation 功能描述:12-Bit, 210MSPS Dual-Channel ADC, Programmable LVDS/LVCMOS Outputs. 72- QFN 制造商:Intersil Corporation 功能描述:KAD5612P Series Dual Ch 12-Bit SMT Analog to Digital Converter QFN-72EP 制造商:Intersil Corporation 功能描述:Analog to Digital Converters - ADC 12-BIT 210MSPS DL-CH ADC PROG LVDS/LVCMOS |
| KAD5612P-25Q72 | 制造商:Intersil Corporation 功能描述:ADC DUAL PIPELINED 250MSPS 12-BIT PARALLEL 72QFN EP - Rail/Tube 制造商:Intersil Corporation 功能描述:IC ADC 12BIT 250MSPS DUAL 72-QFN 制造商:Intersil Corporation 功能描述:IC, ADC, 12BIT, Resolution (Bits):12bit, Sampling Rate:250MSPS, Supply Voltage T |
| KA-D9E-011 | 制造商:Leach International Corporation 功能描述:MID RANGE - Bulk |
| KA-D9F-005 | 制造商:Leach International Corporation 功能描述:MID RANGE - Bulk |
| KA-D9F-010 | 制造商:Leach International Corporation 功能描述:MDAC DC-10,MD-11 AIR LINE - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。