- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299282 > KM44S32030BT-FL0 32M X 4 SYNCHRONOUS DRAM, 6 ns, PDSO54 PDF資料下載
參數(shù)資料
| 型號(hào)： | KM44S32030BT-FL0 |
| 元件分類： | DRAM |
| 英文描述： | 32M X 4 SYNCHRONOUS DRAM, 6 ns, PDSO54 |
| 封裝： | 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54 |
| 文件頁數(shù)： | 10/11頁 |
| 文件大?。?/td> | 135K |
| 代理商： | KM44S32030BT-FL0 |
KM44S32030B
CMOS SDRAM
Rev. 0.1 Jun. 1999
DQ BUFFER OUTPUT DRIVE CHARACTERISTICS
Parameter
Symbol
Condition
Min
Typ
Max
Unit
Notes
Output rise time
trh
Measure in linear
region : 1.2V ~ 1.8V
1.37
4.37
Volts/ns
3
Output fall time
tfh
Measure in linear
region : 1.2V ~ 1.8V
1.30
3.8
Volts/ns
3
Output rise time
trh
Measure in linear
region : 1.2V ~ 1.8V
2.8
3.9
5.6
Volts/ns
1,2
Output fall time
tfh
Measure in linear
region : 1.2V ~ 1.8V
2.0
2.9
5.0
Volts/ns
1,2
1. Rise time specification based on 0pF + 50
to VSS, use these values to design to.
2. Fall time specification based on 0pF + 50
to VDD, use these values to design to.
3. Measured into 50pF only, use these values to characterize to.
4. All measurements done with respect to VSS.
Notes :
1. Parameters depend on programmed CAS latency.
2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.
3. Assumed input rise and fall time (tr & tf) = 1ns.
If tr & tf is longer than 1ns, transient time compensation should be considered,
i.e., [(tr + tf)/2-1]ns should be added to the parameter.
Notes :
AC CHARACTERISTICS (AC operating conditions unless otherwise noted)
Parameter
Symbol
- A
- 8
- H
- L
- 10
Unit
Note
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
CLK cycle time
CAS latency=3
tCC
7.5
1000
8
1000
10
1000
10
1000
10
1000
ns
1
CAS latency=2
-
10
12
13
CLK to valid
output delay
CAS latency=3
tSAC
5.4
6
7
ns
1,2
CAS latency=2
-
6
7
Output data
hold time
CAS latency=3
tOH
2.7
3
ns
2
CAS latency=2
-
3
CLK high pulse width
tCH
2.5
3
3.5
ns
3
CLK low pulse width
tCL
2.5
3
3.5
ns
3
Input setup time
tSS
1.5
2
2.5
ns
3
Input hold time
tSH
0.8
1
1.5
ns
3
CLK to output in Low-Z
tSLZ
1
ns
2
CLK to output
in Hi-Z
CAS latency=3
tSHZ
5.4
6
7
ns
CAS latency=2
-
6
7
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KM68V1002CLIT-15 | 128K X 8 STANDARD SRAM, 15 ns, PDSO32 |
| KM68V2000ALT-7L | 256K X 8 STANDARD SRAM, 70 ns, PDSO32 |
| KM718V089T-60 | 1M X 18 CACHE SRAM, 3.5 ns, PQFP100 |
| KMBX-SMT-5SS-30TR | 5 CONTACT(S), FEMALE, RIGHT ANGLE TELECOM AND DATACOM CONNECTOR, SURFACE MOUNT, SOCKET |
| KMBX-SMT4-5SS-30TR | 5 CONTACT(S), FEMALE, RIGHT ANGLE TELECOM AND DATACOM CONNECTOR, SURFACE MOUNT, SOCKET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KM44S32030BT-G/F10 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mbit SDRAM 8M x 4Bit x 4 Banks Synchronous DRAM LVTTL |
| KM44S32030BT-G/F8 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mbit SDRAM 8M x 4Bit x 4 Banks Synchronous DRAM LVTTL |
| KM44S32030BT-G/FA | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mbit SDRAM 8M x 4Bit x 4 Banks Synchronous DRAM LVTTL |
| KM44S32030BT-G/FH | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mbit SDRAM 8M x 4Bit x 4 Banks Synchronous DRAM LVTTL |
| KM44S32030BT-G/FL | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mbit SDRAM 8M x 4Bit x 4 Banks Synchronous DRAM LVTTL |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。