- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄373162 > KM718FV4021 (SAMSUNG SEMICONDUCTOR CO. LTD.) 256Kx18 Synchronous SRAM(256Kx18位同步靜態(tài) RAM) PDF資料下載
參數(shù)資料
| 型號(hào)： | KM718FV4021 |
| 廠(chǎng)商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 256Kx18 Synchronous SRAM(256Kx18位同步靜態(tài) RAM) |
| 中文描述： | 256Kx18同步SRAM（256Kx18位同步靜態(tài)內(nèi)存） |
| 文件頁(yè)數(shù)： | 2/12頁(yè) |
| 文件大?。?/td> | 278K |
| 代理商： | KM718FV4021 |
PRELIMINARY
Rev 0.2
Jan. 1998
KM718FV4021
128Kx36 & 256Kx18 SRAM
- 2 -
KM736FV4021
PIN DESCRIPTION
Pin Name
Pin Description
Pin Name
Pin Description
K, K
Differential Clocks
V
DDQ
Output Power Supply
SAn
Synchronous Address Input
M
1
, M
2
Read Protocol Mode Pins ( M
1
=V
SS
, M
2
=V
DD
)
DQn
Bi-directional Data Bus
G
Asynchronous Output Enable
SW
Synchronous Global Write Enable
SS
Synchronous Select
SWa
Synchronous Byte a Write Enable
TCK
JTAG Test Clock
SWb
Synchronous Byte b Write Enable
TMS
JTAG Test Mode Select
SWc
Synchronous Byte c Write Enable
TDI
JTAG Test Data Input
SWd
Synchronous Byte d Write Enable
TDO
JTAG Test Data Output
ZZ
Asynchronous Power Down
V
SS
GND
V
DD
Core Power Supply
NC
No Connection
128Kx36 & 256Kx18 Synchronous Pipelined SRAM
FEATURES
128Kx36 or 256Kx18 Organizations.
3.3V Core Power Supply.
LVTTL Input and Output Levels.
Differential, PECL Clock Inputs K, K.
Synchronous Read and Write Operation
Registered Input and Registered Output
Internal Pipeline Latches to Support Late Write.
Byte Write Capability(four byte write selects, one for each 9bits)
Synchronous or Asynchronous Output Enable.
Power Down Mode via ZZ Signal.
JTAG 1149.1 Compatible Test Access port.
119(7x17)Pin Ball Grid Array Package(14mmx22mm)
Organization
Part Number
Cycle
Time
Access
Time
128Kx36
KM736FV4021H-5
5
2.5
KM736FV4021H-6
6
3.0
KM736FV4021H-7
7
3.5
256Kx18
KM718FV4021H-5
5
2.5
KM718FV4021H-6
6
3.0
KM718FV4021H-7
7
3.5
FUNCTIONAL BLOCK DIAGRAM
SA[0:16] or SA[0:17]
CK
SS
SW
SWx
(x=a, b, c, d)
or (x=a, b)
G
128Kx36
or
256Kx18
Array
Data In
Register
ZZ
DQx[1:9]
(x=a, b, c, d)
or (x=a, b)
K
K
CK
R
Column Decoder
Write/Read Circuit
0 1
Data Out
Register
1
Read
Address
Register
Write
Address
Register
Latch
SW
Register
SW
Register
Latch
SWx
Register
SWx
Register
SS
Register
SS
Register
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KM736FV4021 | 128Kx36 Synchronous SRAM(128Kx36位同步靜態(tài) RAM) |
| KM718FV4022 | 256Kx18 Synchronous SRAM(256Kx18位同步靜態(tài) RAM) |
| KM736FV4022 | 128Kx36 Synchronous SRAM(128Kx36位同步靜態(tài) RAM) |
| KM718V089 | 512Kx36 & 1Mx18 Synchronous SRAM |
| KM718FV4021H-5 | 128Kx36 & 256Kx18 Synchronous Pipelined SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KM718FV4021H-5 | 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:128Kx36 & 256Kx18 Synchronous Pipelined SRAM |
| KM718FV4021H-6 | 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:128Kx36 & 256Kx18 Synchronous Pipelined SRAM |
| KM718FV4021H-7 | 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:128Kx36 & 256Kx18 Synchronous Pipelined SRAM |
| KM718N | 制造商:FRONTIER 制造商全稱(chēng):Frontier Electronics. 功能描述:10mm Adjustable Unshielded IFT Coils |
| KM718N-LFR | 制造商:FRONTIER 制造商全稱(chēng):Frontier Electronics. 功能描述:10mm Adjustable Unshielded IFT Coils |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。