參數(shù)資料
型號: KSZ8695P
廠商: Micrel Inc
文件頁數(shù): 18/42頁
文件大?。?/td> 0K
描述: IC ARM9 W/MMU PHY 10/100 289PBGA
標(biāo)準(zhǔn)包裝: 84
系列: *
類型: *
應(yīng)用: *
安裝類型: 表面貼裝
封裝/外殼: 289-PBGA
供應(yīng)商設(shè)備封裝: 289-PBGA(19x19)
包裝: 管件
配用: 576-1623-ND - BOARD EVALUATION KSZ8695P-MMB
其它名稱: 576-1509-5
KSZ8695P-ND
Micrel, Inc.
KS8695P
May 2006
25
M9999-051806
Signal Descriptions by Group
Clock and Reset Pins
Pin
Name
I/O Type
(1)
Description
E1
XCLK1/
CPUCLK
I
External Clock In. This signal is used as the source clock for the transmit clock of
the internal MAC and PHY. The clock frequency is 25MHz ±50ppm. The XCLK1
signal is also used as the reference clock signal for the internal PLL to generate the
125MHz internal system clock.
E2
XCLK2
I
External Clock In. Used with XCLK1 pin when another polarity of crystal is needed.
This is unused for a normal clock input.
M15
URTSN/
CPUCLKSEL
O/I
Normal Mode: UART request to send. Active low output.
During reset: CPU clock select. Select CPU clock source. CPUCLKSEL=0 (normal
mode), the internal PLL clock output is used as the CPU clock source.
CPUCLKSEL=1 (factory reserved test signal).
A17
RESETN
I
KS8695P chip reset. Active low input asserted for at least 256 system clock (40ns)
cycles to reset the KS8695P. When in the reset state, all the output pins are tri-
stated and all open drain signals are oating.
U17
WRSTO
O
Watchdog timer reset output. This signal is asserted for at least 200ms if RESETN
is asserted or when the internal watchdog timer expires.
T17
EROEN/
WRSTPLS
O/I
Normal Mode: ROM/SRAM/FLASH and External I/O output enable. Active low.
When asserted, this signal controls the output enable port of the specied device.
During reset: Watchdog timer reset polarity setting. WRSTPLS=0, Active high;
WRSTPLS=1, Active low. No default.
JTAG Interface Pins
Pin
Name
I/O Type
(1)
Description
G14
TCK
I
JTAG test clock.
G15
TMS
I
JTAG test mode select.
F14
TDI
I
JTAG test data in.
F15
TDO
O
JTAG test data out.
F16
TRSTN
I
JTAG test reset. Active low.
WAN Ethernet Physical Interface Pins
Pin
Name
I/O Type
(1)
Description
G1
WANTXP
O
WAN PHY transmit signal + (differential).
G2
WANTXM
O
WAN PHY transmit signal – (differential).
G3
WANRXP
I
WAN PHY receive signal + (differential).
G4
WANRXM
I
WAN PHY receive signal – (differential).
G5
WANFXSD
I
WAN ber signal detect. Signal detect input when the WAN port is operated in
100BASE-FX 100Mb ber mode. See Application Note 10.
Note
:
1. I = Input.
O = Output.
O/I = Output in normal mode; input pin during reset.
相關(guān)PDF資料
PDF描述
KSZ8695X IC SWITCH 10/100 5PORT 208PQFP
KSZ8721BI TR TXRX PHY 10/100 2.3.3/5V 48-SSOP
KSZ8721BLI TR TXRX PHY 10/100 2.3.3/5V 48-LQFP
KSZ8721CL A2 TR TXRX PHY 10/100 3.3V 48-LQFP
KSZ8841-16MQL A6 IC MAC CTRLR 8/16BIT 128-PQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KSZ8695PI 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Multi-Port PCI Gateway Solution (Lead Free) RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
KSZ8695P-MDP-EVAL 功能描述:網(wǎng)絡(luò)開發(fā)工具 KSZ88695P-MDP Evaluation Board RoHS:否 制造商:Rabbit Semiconductor 產(chǎn)品:Development Kits 類型:Ethernet to Wi-Fi Bridges 工具用于評估:RCM6600W 數(shù)據(jù)速率:20 Mbps, 40 Mbps 接口類型:802.11 b/g, Ethernet 工作電源電壓:3.3 V
KSZ8695P-MMB-EVAL 功能描述:網(wǎng)絡(luò)開發(fā)工具 KSZ8695P-MMB Evaluation Board RoHS:否 制造商:Rabbit Semiconductor 產(chǎn)品:Development Kits 類型:Ethernet to Wi-Fi Bridges 工具用于評估:RCM6600W 數(shù)據(jù)速率:20 Mbps, 40 Mbps 接口類型:802.11 b/g, Ethernet 工作電源電壓:3.3 V
KSZ8695PX 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Integrated Multi-Port Gateway Solution w/ Single PCI(Lead Free) RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
KSZ8695PX-EVAL 功能描述:網(wǎng)絡(luò)開發(fā)工具 KSZ8695PX Evaluation Board RoHS:否 制造商:Rabbit Semiconductor 產(chǎn)品:Development Kits 類型:Ethernet to Wi-Fi Bridges 工具用于評估:RCM6600W 數(shù)據(jù)速率:20 Mbps, 40 Mbps 接口類型:802.11 b/g, Ethernet 工作電源電壓:3.3 V